

14/5/25

FIELD PROGRAMMABLE GATE ARRAY

Gates: Tiny pieces of hardware on the chip that make up the design
eg: AND, NOR, NAND.

Array: Group of gates in millions and billions

Field programmable: Connections b/w the internal components are programmable after deployment. / "RE-PROGRAMMABLE, RE-COMMFIGURABLE".

ASIC - Application Specific

Reconfigurability can be done remotely, it's called remote system upgrade.

Software can control processor
control hardware

SOC → System on chip.
Processor, memory,

Why FPGA

- Reprogrammable & Flexible
- Future proof & ensure product longevity
- Reduced time to market
- FPGA market size optimised (low to mid range unlike ASICs)

$$\overline{(A+B) \cdot C} = \overline{(A \cdot B)} + \overline{C}$$

- / -

Application

- Consumer Automotive
- Infrastructure
- Military & Industrial
- Computers

* 4 or 8 inputs per LUT

ALM - adaptive logic module: many might end up can


seg = sequential logic

combinational logic + sequential = counters, etc

Quantus Prime - lite

Quantus Prime - standard

Quantus Prime - pro



— / /

- Proj name of directory (project name = module name)
- Name of top level design entity
- Project files & libraries
- Target device family and device
- EDA tool settings → NEXT

Change directory name → C:\LDL-NIT

Name → fulladder

top level module → fulladder → NEXT

Create a new directory → YES

Empty proj ✓

No dependencies

Family, Device & Board settings

Family : MAX 10

10M50 DAFA48417G → Type in name for filter
commonal

→ check NEXT

EDA TOOL SETTING → leave it alone → next

SUMMARY page → Top level → fulladder → ensure this
device family 10M50 DAFA48417G → ensure this

File → new → verilog HDL file → OK

module fulladder

(input {a, b, cin},

output s, c);

assign s = a^n b^n cin,

c = a & b | b & cin | cin & a;

end module

Save it as "fulladder.v"

Processing → start → Start analysis & Elaboration

It should show "Quartus prime was successful"

Tools → Netlist viewer → RTL viewer
→ Register Transfer Logic

Pin planning → in data sheet

Assignments → pin planner → package name = chip name.

Node name	Direction	Location	I/O Bond		
				MAX10-10M50DAFA84C7G	
				I/O std	
a	i/p	PIN-C10	7		3.3V TTL
b	i/p	PIN-C11	7		3.3V TTL
c	o/p	PIN-A9	7		3.3V LV TTL
cin	i/p	PIN-D12	7		3.3V LV TTL
s	o/p	PIN-A8	7		3.3V LV TTL

→ minimize

Analyzing synthesis in compilation window → Right click

Total No. of logic elements: 2.

Tools → Netlist viewer → Tech map viewer (Post mapping)

Box → Right click → Properties → Truth table
minimiser

Synthesis report Analysis of synthesis

Resource usage summary → 4 i/p func = 0, 3 o/p func = 2

Fitting prog into device


Compilation window

Fitter → right click → start ; gives floor summary,
less than 1% of 49706 LUT are used, device doesn't
consider FA to even be a design

TOOLS → chip planner (shows where program exists on board)

Assembler → (generate programming file) aka 'SPAM'
object file & extension (.sop)

Use a JTAG to USB



Tool → programmer → Hardware setup USB Blaster → click start

manufarm if at all is called functional verification

directive : /DCL2VTT_EX2

mux2 to 1

15/05/25

— / —

We take IPs

SOC contains hardware - can not be changed after manufacturing
soft core - available as a code, can be edited
User logic

SUB → SOC

(
FPGA
Memory
DSP) } should be
available as
an IP

1

- a Insert template option → New Proj Wiz
- b TI code → Open Proj

2

- a Template
- b IP

1a) New → Col Memory Name: mem
Next, empty; M1 X10 ; fileter name; OK
Next, finish

file New Verilog HDL

Attachment like symbol; Next or & insert

popup; choose ver lang; here Verilog
Verilog HDL → full designs → RAMs & ROMs
→ Single Port RAM
click Insert & close

→ Change Name of module to folder name
so that error don't occur & so that
cond are satisfied.

→ file → save as → Same as folder / module name

~~Double click~~
→ Computer → Does all the things.

→ file → Resource Section → Resource Usage Summary
Here : MBKS → 1/102

$$64 \times 8 = 512 \text{ bits used} ; 9 \times 1024 \times 182 = 1623312 \text{ pixels}$$

Blue: ~~empty~~ white = DSP Yellow: Memory

1b) Now → C:/Memory -> P Name : mem
→ Same as usual

Right hand side → SP catalog → search
"On chip Memory" → OCM

Select "RAM 1-PORT"

Pop up = Give proper C:/Folder name / filename

Pop up = 8 bits ; 64 width → Next
Next, --- : Yes

Change from Hierarchy to file in the
Pop up

Tools → Chip Planner to see in the chip

2a)

directive : C:/multiplier

name : mult → NEXT

Family : NAX10

: MN

File → new → writing HDL → select template → multiplier →
multiplier → unsigned multiplier → insert

change module name to "mult"

#(parameter WIDTH = 16) → same

compile in compilation window

Change (2/288) multipliers swapped

Tools → chip planner.

2

b New Proj miz

C:/multiplier-ip

name: mult

Family : same as 1 yrs

file : "


IP catalog : type MULT : LPM-MULT → parameterized module

Libraries

size = 16 bits
size = 16 bits

} size of product = $2 \cdot 16 + 16 = 32$ bits

- Another pop up → No change when both are uncheck.
- No need for pipelining; leave them default
Next & finish
- Complete the code.

3) Platform Designer: 

→ New project → C:\PD-VIT name: Top

Tools → Platform designer
left side → Search
processor - click 2

Errors → Due to No connection to CLK & Reset
Connect CLK & Reset by clicking on dots present

- memory → on chip memory
→ connect master signal of processor to
slave signal of memory

System assign → base address

- UART → Slave →

MICRO → Vectors → Run Vectors on chip
exception: on chip

generate HDL when no errors.
Give name, close ...

three dots filename.

Project → Add/Remove → " " → test.apn
choose a file

Note

➤ System Integration, but save as User can each
new edet.