## 四川大学期末考试试题 (闭卷)

## (2018--2019 学年第1学期)

B卷

果程	号:_	311077030、31405603	0_课程名称:	计算机组	成和体系结构	4任课教师	:
适用	专业生	手级: <b>软件工程 2017</b>	级、网络安全	2017 级	_学号:		性名:
, i	己按要求 不帯手材	卖并知晓《四川大学考场规则 求将考试禁止携带的文具用品 机进入考场; 间遵守以上两项规定,若有短	则》和《四川大学 品或与考试有关的:	物品放置在指统	定地点;	定(修订)》,郑重	重承诺:
考生签名:							
题	号	<del>(40%)</del>	二(20	0%)	三(109	%)	四(30%)
<b>事</b>	分						
主	i总分		阅卷时间				
		147	题(本大题共			₹40分)。	
		nain components of		•		_	
is,  2. The architecture runs programs known as the Von Neumann execution cycle is:, cycle							
3. Give three different types of buses							
4. Flynn's taxonomy classifies computer architectures based on two properties. They are							
5. Cache is accessed by its, whereas main memory is accessed by its							
•		addressing mode _				,	
	A 8	M × 16 main memor bits to add	y required			ress if it's by	te-addressab

评阅教师	得分

## 二、判断题(本大题共10小题,每小题2分,共20分)

**提示:** 正确打√,错误打x,将其结果填写在下表中。

1	2	3	4	5
6	7	8	9	10

- 1. If the bus clock rate is 100MHz, then the length of the bus cycle is 10ns.
- 2. Asynchronous can support a wider variety of devices since it use a protocol to coordinate transaction..
- 3. In memory, each individual byte has a unique address.
- 4. The ALU portion of the CPU performs all of the processing , such as arithmetic operations, logic decisions, and so on.
- 5. All computers follow a basic machine cycle: the fetch, decode, and execute cycle.
- 6. When you type a Ctrl-C to stop a program, there is an interrupt set.
- 7. Most architectures today are accumulator based.
- 8. SRAM is faster than DRAM.
- 9. A register is a hardware device that stores binary data, such as addresses, program counters, or data necessary for program execution.
- 10. L1 cache is faster than L2 cache.

评阅教师	得分

三、问答题(本大题共2小题,每小题5分,共10分)。

1. (共5分) Describe programmed I/O, interrupt-driven I/O, Direct Memory Access And Channel I/O.


2. (共5分) Explain RAID-0,. RAID-1, RAID-3, RAID-5.

评阅教师	得分	

四、计算题(本大题共5小题,共30分)。

**提示:** 计算过程中重复性、类似的计算步骤不必全部列出。但若只给出计算结果,则 酌情扣分。

1. (共8分) Suppose we have the instruction Load 200. Given that memory and register R1 contain the values below:



Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator and fill in the table below:

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

- 2. (6 %) Convert the following expressions from reverse Polish notation to infix notation.
  - a. TXYP-+\*
  - b. EGTXYP+\*+\*+

- 3. (6 分)Suppose a computer using direct mapped cache has  $2^{32}$  words of main memory, and a cache of 1024 blocks, where each cache block contains 32 words.
  - a. How many blocks of main memory are there?
  - b. What is the format of a memory address as seen by the cache, i.e., what are the sizes of

the tag, block, and word fields?

4. (共6分) A nonpipelined system takes 100ns to process a task. The same task can be processed in a 5-segment pipeline with a clock cycle of 20ns. Determine the speedup ratio of the pipeline for 100 tasks. What is the theoretical speedup that could be achieved with the pipeline system over a nonpipelined system?

5. (共4分) A 2-way set-associative cache consists of four sets. Main memory contains 2K blocks of eight words each. Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes.

教务处试题编号: 311-07