四川大学期末考试试题 (闭卷)

2018 学年笙 2 学期\

۸ *

	(2	017~20	18 字中	界 2	4 字别)		Aを
课程号:	311039030 课程	呈名称: 数字 3	逻辑:应用与	设计		任课教	师:	
适用专业年	级: 软件工程 201	7级	学号	:		姓名:		
			考生承诺					
	卖并知晓《四川大学考场规					(修订)》,郑	重承诺:	
1、已按要求 2、不带手标	¹	品或与考试有关的	的物品放置在指	定地点	;			
	可遵守以上两项规定,若有	违规行为,同意	安照有关条款接	受处理	.0			
						考生签名:		
题 号	一(20%)	二(1	18%)		三(42%)		四(20	%)
得 分								
卷面总分			阅卷时间					
注意事项:	1. 请务必将本人所在学	院、姓名、学	号、任课教师	姓名等	信息准确填	真写在试题组	氏和添卷纸上	`.;
	2. 请将答案全部填写在		井頂加 光文	ᄊᆘᄼᆂ				
*******	3. 考试结束,请将试是 ·····	3 纸、	早桶纸一廾父	给监飞	写老则。 ••••••	•••••	•••••	•••••
,	3·····	Asit. tree prints of the	l me tt	1 1994	£-4 } 1999	- 45 H.	45 >	
评阅教师	1423	选择题(本 每小题列出的[2						知博学先
		事小赵刘田的E 昔选、多选或茅		八 作	千疋竹 百	四日安水 的	, 旧付共 门	的块与任
		4		. 1				10
1	2 3	4	5 6	<u> </u>	7	8	9	10
1. A pu	llse in a certain w	aveform ha	s a freque	ency	of 50 Hz	. It repea	its itself e	every
(a) 1 ms	(b) 20 ms	(c) 50	0 ms	(d)	100 ms			
2. The	code that has an	even-parity	error is					
(a) 1010	011 (b) 110)1000	(c) 1001	000	(0	d) 11101	11	
3. The	binary number 10	011001110	001010100	0001	can be	written i	n octal as	S
(a) 5471	230 (b) 54	71241	(c) 2634	521	(0	1) 23162	501	
4. An e	xample of a produ	act-of-sum	s expressi	on is	1			
(a) A(B +	(c) + AC (b)	(A + B)(A +	B + C)					
(c) A + B	+ BC (d)	both answ	vers (a) and	d (b)				
5. The	AND operation ca	n be produ	iced with					
(a) two N	IAND gates	(b) three I	NAND gate	es				
(c) one N	IOR gate	(d) three I	NOR gates	i				

- 6. To expand a 2-bit parallel adder to a 4-bit parallel adder, you must
- (a) use two 2-bit adders with no interconnections
- (b) use two 2-bit adders and connect the sum outputs of one to the bit inputs of the other
- (c) use four 2-bit adders with no interconnections
- (d) use two 2-bit adders with the carry output of one connected to the carry input of the other
- 7. For an edge-triggered D flip-flop,
- (a) a change in the state of the flip-flop can occur only at a clock pulse edge
- (b) the state that the flip-flop goes to depends on the D input
- (c) the output follows the input at each clock pulse
- (d) all of these answers
- 8. A J-K flip-flop with J = 1 and K = 1 has a 10 kHz clock input. The Q output is
- (a) constantly HIGH
- (b) constantly LOW
- (c) a 10 kHz square wave
- (d) a 5 kHz square wave

,每空**2**分,共1**8**分)。

- 9. A register's functions include
- (a) data storage
- (b) data movement
- (c) neither (a) not (b)
- (d) both (a) and (b)
- 10. A modulus-12 counter must have
- (a) 12 flip-flops (b) 3 flip-flops (c) 4 flip-flops (d) synchronous clocking


评	 阅教师	得分	二,	填空题	(本大题共9空

1. (18pts) Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value.

Decimal	Signed Magnitude	2's Complement code	1's Complement code
		11111111	
-1			
	11111111		

[评阅教师	得分	三、	分析计算题	(本大题共6小题	,共 42 分)。


- 1. (共 5 分) Using Boolean algebra, simplify the following expression, and draw the logic diagram using only NOR gates BC + (B' + C')D + BC
- 2. (共6分) Implement the basic logic gates (AND, OR, NOT) only by the NAND gates respectively.
- 3. (共 15 分)Simplify the following expressions using Karnaugh maps.
 - (1) f(A, B, C,D) = A'B(C'D' + C'D) + AB(C'D' + C'D) + AB'C'D
 - (2) f(A,B,C,D) = (A + B' + C + D')(A' + B + C' + D)(A' + B' + C' + D)
 - (3) $f(a, b, c, d) = \prod_{i=0}^{n} (0,3,4,7,8) + \prod_{i=0}^{n} d(10,11,12,13,14,15)$
- 4. (共6分) Write the switching expressions for the following logic circuits and Simplify it.




5. (共 5 分) Realize the function shown below using a 3-to-8 decoder and the appropriate logic gates.

$$F(a,b,c) = \Sigma (1,2,6,7)$$

6. (共 5 分) Given the logic diagram shown below, complete the partial timing diagram





评阅教师	得分

四、设计题(本大题共2小题,共20分)。

1. (共8分) Consider the following three-variable function:

$$f(a,b,c) = bc'+ab'+ab$$

- (a) Give its canonical SOP and canonical POS.(4 points)
- (b) Implement the function using **more than two methods** (draw out the logic diagram). (4 points)
- 2. (共12分) Given the state diagram below.
 - (1) Construct the transition tables for the state diagram.
 - (2) Using the transition table constructed in problem (1), construct excitation tables using J-K flip-flop.
 - (3) Derive and simplify the excitation equation for the excitation table developed in problem (2) and the output equation.

