

# 四川大学期末考试试题（闭卷）

（2017~2018 学年第 1 学期）

B 卷

课程号: 311077030 课程名称: 计算机组成和体系结构 任课教师: \_\_\_\_\_

适用专业年级: 软件工程 2016 级 学号: \_\_\_\_\_ 姓名: \_\_\_\_\_

## 考生承诺

我已认真阅读并知晓《四川大学考场规则》和《四川大学本科学生考试违纪作弊处分规定（修订）》，郑重承诺：

- 1、已按要求将考试禁止携带的文具用品或与考试有关的物品放置在指定地点；
- 2、不带手机进入考场；
- 3、考试期间遵守以上两项规定，若有违规行为，同意按照有关条款接受处理。

考生签名: \_\_\_\_\_

题 号	一(20%)		二(10%)		三(46%)		四(24%)	
得 分								
卷面总分		教师签名			阅卷时间			

注意事项: 1. 请务必将本人所在学院、姓名、学号、任课教师姓名等信息准确填写在试题纸和添卷纸上；

2. 请将答案全部填写在本试题纸上；

3. 考试结束，请将试题纸、添卷纸和草稿纸一并交给监考老师。

.....

评阅教师	得分

## 一、填空题（本大题共 10 空，每空 2 分，共 20 分）。

1. （共 4 分）For a memory space which has  $4M \times 32$  bits, \_\_\_\_\_bits of the address should be if the memory is byte-addressable, \_\_\_\_\_bits of the address if it is word-addressable.
2. （共 6 分）There are three basic forms of locality in memory access, they are \_\_\_\_\_, \_\_\_\_\_ and \_\_\_\_\_.
3. （共 4 分）Given a memory of 8192 bytes consisting of several  $128 \text{ Byte} \times 8$  RAM chips, and assuming byte-addressable memory, the correct way is using \_\_\_\_\_ bits for chip select and \_\_\_\_\_bits for address on chip.
4. （共 2 分）What unit is typically used to measure the speed of a computer clock \_\_\_\_\_
5. （共 4 分）The first two bytes of a  $2M \times 16$  main memory have the following hex values Byte 0 is DD and Byte 1 is 01. If these bytes hold a 16-bit two's complement integer, the actual decimal value is \_\_\_\_\_ if memory is big endian, the value is \_\_\_\_\_ if memory is little endian

评阅教师	得分

## 二、判断题（本大题共 5 小题，每小题 2 分，共 10 分）

提示：正确打✓，错误打✗，将其结果填写在下表中。

1	2	3	4	5

- （共 2 分）A branch instruction changes the flow of information by changing the PC.
- （共 2 分）For increasing the overall performance of a system, we have the options of CPU optimization, Memory optimization and I/O optimization
- （共 2 分）Registers are storage locations within the CPU itself.
- （共 2 分）MARIE has a common bus scheme, which means a number of entities share the bus.
- （共 2 分）A fixed length instruction must have a fixed length opcode.

评阅教师	得分

## 三、问答题（本大题共 6 小题，共 46 分）。

- （共14分）Suppose that a  $1\text{M} * 16$  main memory is built using  $128\text{KB} * 8$  RAM chips and memory is word-addressable.
  - How many RAM chips are necessary?
  - How many RAM chips are there per memory word?
  - How many address bits are needed for each RAM chip?
  - How many banks will this memory have?
  - How many address bits are needed for all of memory?
  - If high-order interleaving is used, where would address  $63_{10}$  be located?
  - Repeat Exercise for low-order interleaving.
- （共6分）Consider a byte-addressable computer with 24-bit addresses, a cache capable of storing a total of 64KB of data, and blocks of 32 bytes. Show the format of a 24-bit memory address for:
  - direct mapped
  - associative
  - 4-way set associative
- （共8分）The memory unit of a computer has 256K words of 32 bits each. The computer has an instruction format with 4 fields: an opcode field; a mode field to specify 1 of 7 addressing modes; a register address field to specify 1 of 60 registers; and a memory address field. Assume an instruction is 32 bits long. Answer the following:

- a) How large must the mode field be?  
 b) How large must the register field be?  
 c) How large must the address field be?  
 d) How large is the opcode field?
4. (共4分) A nonpipeline system takes 100ns to process a task. The same task can be processed in a 5-stage pipeline with a clock cycle of 20ns.
- a) Determine the speedup ratio of the pipeline for 100 tasks.  
 b) What is the theoretical speedup that could be achieved with the pipeline system over a nonpipelined system?
5. (共6分) Convert the following expressions from infix to reverse Polish (postfix) notation.
- a)  $X * Y + W * Z + V * U$   
 b)  $W * X + W * (U * V + Z)$   
 c)  $(W * (X + Y * (U * V)))/(U * (X + Y))$
6. (共8分) Suppose we have the instruction Load 400. Given that memory and register R1 contain the values below:

Memory		
300	600	R1 200
400	300	
500	100	
600	500	
700	800	

Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the accumulator and fill in the table below:

Mode	Value Loaded into AC
Immediate	
Direct	
Indirect	
Indexed	

评阅教师	得分

#### 四、计算题（本大题共 2 小题，共 24 分）。

1. （共 15 分） A system implements a paged virtual address space for each process using a one level page table. The maximum size of virtual address space is 32MB. The page table for the running process includes the following valid entries (the  $\rightarrow$  notation indicates that a virtual page maps to the given page frame, that is, it is located in that frame):

Virtual page 2  $\rightarrow$  Page frame 4

Virtual page 4  $\rightarrow$  Page frame 1

Virtual page 1  $\rightarrow$  Page frame 2

Virtual page 3  $\rightarrow$  Page frame 16

Virtual page 0  $\rightarrow$  Page frame 15

The page size is 512 bytes and the maximum physical memory size of the machine is 4MB.

- How many bits are required for each virtual address?
- How many bits are required for each physical address?
- What is the maximum number of entries in a page table?
- To which physical address will the virtual address  $511_{10}$  translate?
- Which virtual address will translate to physical address  $1023_{10}$ ?

2. （共 9 分） A 2-way set associative cache consists of four sets. Main memory contains 4K blocks of eight words each.

- Show the main memory address format that allows us to map addresses from main memory to cache. Be sure to include the fields as well as their sizes.
- Compute the hit ratio for a program that loops 5 times from locations 9 to 53 in main memory.