四川大学期末考试试题(闭卷)

(2018~2019 学年第 2 学期)

B卷


课程号:	311039	030 课	程名称:	数字逻辑	量应用与i	<u> </u>		任课教	如师:	
适用专业	/年级: <u></u>	F级: 软件工程 2018 级 学号:			号:					
我已认真[1、 已按 2、 不带	阅读并知晓 要求将考试禁 手机进入考集	《四川大学考	场规则》和 具用品或与	1《四川大学	考生承i 学本科学生表 的物品放置在	若	作弊处分规定 点;			
题号	<u>.</u>	一(20%)		二()	L8%)		三(42%)		四(20	%)
得分	+									
卷面总统	\		Ğ	制卷时间						
注意事项: 1. 请务必将本人所在学院、姓名、学号、任课教师姓名等信息准确填写在试题纸和添卷纸上; 2. 请将答案全部填写在本试题纸上; 3. 考试结束,请将试题纸、添卷纸和草稿纸一并交给监考老师。 ———————————————————————————————————										
1	2	3	4		5	6	7	8	9	10
1. Which odd-parity code is in error? (a) 11010101 (b) 01101000 (c) 10010101 (d) 10101011 2. The number 1011 in 8421BCD is										
(a) equal to decimal eight (b) equal to decimal ten (c) equal to decimal twelve (d) invalid										
(a)	121	mber 1110 (b) 233 .11 + 1111	(c)	155	(d) 9B	ıl numl	oer			
	11110	(b) 2222		0000	(d) 111	11				
5. The	BCD nun	nber for de	cimal 73	is						
(a) 01000011 (b) 01110011 (c) 01110110 (d) 01100111										
6. The binary number 10110011100101001000 can be written in octal as										

教务处试题编号: 311-06

课程名称:数字逻辑:应用与设计 学号: 姓名: 任课教师:李辉 应三丛

- (a)2634514
- (b) 5471240
- (c) 2634518
- (d) 5471230

- 7. The circuit shown is equivalent to an
 - (a) OR gate
- (b) AND gate
- (c) NOR gate
- (d) NAND gate



- 8. The expression A'BCD + ABCD' + AB'C'D
 - (a) cannot be simplified

- (b) can be simplified to A'BC + AB'
- (c) can be simplified to ABCD' + A'BC'
- (d) None of these answers is correct
- 9. An example of a sum-of-products expression is

(a)
$$A + BC + BD$$
 (

(a)
$$A + BC + BD$$
 (b) $A'B + AC + AB'C$ (c) $(A' + B) (A + B')$

(d) both answers (a) and (b)

10.A JK flip-flop is Toggle when

(a)
$$J = 0$$
, $K = 0$

(b)
$$J = 0$$
, $K = 1$

(c)
$$J = 1, K = 0$$

(d)
$$J = 1, K = 1$$

评阅教师	得分

二、填空题(本大题共9空,每空2分,共18分)

1. (18pts) Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value.


Decimal	Signed Magnitude	2's Complement code	1's Complement code
		01100101	
-127			
	11100101		

评阅教师	得分

三、分析计算题(本大题共5小题,共42分)

1. (共5分) Expand the expression to a standard POS form F(a, b, c, d) = (a +b') (a' + c +d')

- 2. (共6分) Implement the basic logic gates (AND, OR, NOT) only by the NAND gates respectively.
- 3. (共15分)Simplify the following expressions using Karnaugh maps.
 - (1) f (x, y, z)= Σ (0,2,3,4,5,7)
 - (2) f (a, b, c, d) = Σ (0,1,2,4,5,6,10,14)
 - (3) f (a, b, c, d) = $\sum (0.2,4,7,8) + \sum d(10,11,12,13,14,15)$
- 4. (共7分) Complete the negative edge triggered J-K flip-flop' timing diagram. The initial state of Q equals to 0.



5. (共9分) Use 74XX138,3-to-8 decoder to implement boolean functions:

F1 = A' B' + AC + A' C'


F2 = A'C + AC'

F3 = B'C+BC'

评阅教师	得分

四、设计题(本大题共2小题,共20分)

- 1. (共 8 分) Design a circuit to detect if a 4bit binary-code has at least two 1s. if yes, output 1. otherwise output 0. Construct the truth table, write out the reduced switch expression and draw the logic diagram.
- 2. (共12分) Given the logical circuit below:



- (a) construct the excitation equations.
- (b) construct the state transition table.
- (C) Draw the state transition diagram.
- (d) Describes the function of the circuit.