四川大学期末考试试题 (闭卷)

(2017~2018 学年第 2 学期)

B卷

| | | (2) | 017~2 | 019 | 一十年 4 | 子州ノ | | | D 位 |
|--|------------------|---|---------------------------------|--|--|--|---------------------------------------|---------------------------------------|-------------------|
| 课程号: | 311039 | 030 课程 | 名称: <u>数字</u> | 逻辑:应用 | 与设计 | | 任课教 | 则币: | |
| 适用专业 | 年级: <u>软</u> ⁄ | 件工程 20 | 17级 | | 学号: | | 姓名: | | |
| 1、已按要 2、不带手 | 或将考试禁」 机进入考场; | 四川大学考场; 上携带的文具, 两项规定,若有 | 用品或与考试 | 川大学本科学 有关的物品总 | Z置在指定地 。 | Ĺ; | (修订)》,郑 考 生签名 : | 重承诺: | |
| 题 号 | _ | −(20%) | | 二(18%) | | 三(42% |) | 四(109 | %) |
| 得 分 | | | | | | | | | |
| 卷面总分 | | | 1 | 阅卷 | 时间 | | | | |
| 评阅教师 | 2. 请将答 | 等案全部填写 吉東,请将试 一 、单 提示: 在 | 在本试题纸 题纸、添卷 项选择题 每小题列出 | 上 , 纸和草稿纸 ·················· (本大题; | 一并交给监 ************************************ | 考老师。 •••••••••••••••••••••••••••••••••••• | ····································· | ····································· | •••••• |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| | | | | | | | | | |
| 1. Wh | ich odd- | parity co | de is in c | orrect? | | | | | |
| (a) 111 | 11111 | (b) 00000 | 0000 | (c) 10 | 101010 | (d) 1010 | 1011 | | |
| 2. The | numbe | r 1001 in | BCD is | | | | | | |
| (a). equ | al to dec | imal eigh | it (b). eq | ual to de | cimal ter | n (c). | equal to | decima | 1 nine |
| (d). | invalid | | | | | | | | |
| | _ | o DeMorg | gan's the | orems, th | ne compl | ement of | a produ | ct of varia | ables is |
| _ | ıal to | | | | | | | | |
| . , | - | ent of th | | | ` , | | e comple | | |
| ` , | • | of the cor | - | | ` , | . , , | b), and (d | • | • |
| _ | | | | | | | ız. ıt repe | eats itself | every |
| (a) 1 ms | | (b) 20 m expression | ` | c) 50 ms ce impler | ` , | 10 ms | | | |
| o, 1m | Donai | CAPICOSI | | oc milbici | iiciica v | V I LII | | | |

- (a) NAND gates only
- (b) NOR gates only
- (c) combinations of NAND and NOR gates
- (d) combinations of AND gates, OR gates, and inverters
- (e) any of these
- 6. Which of the following is not true for an active LOW input S'-R' latch?
- (a) S' = 1, R' = 1, Q = NC, Q' = NC
- (b) S' = 0, R' = 1, Q = 1, Q' = 0
- (c) S = 1', R' = 0, Q = 1, Q' = 0
- (d) S' = 0, R' = 0, Q = 1, Q' = 1
- 7. A J-K flip-flop with J = 1 and K = 1 has a 10 kHz clock input. The Q output is
- (a) constantly HIGH
- (b) constantly LOW
- (c) a 10 kHz square wave
- (d) a 5 kHz square wave
- 8. The output of a Mealy machine depends on its
- (a) inputs (b) next state
- (c) present state
- (d) answers (a) and (c)
- 9. An exclusive-OR(XOR) function is expressed as
- (a) A'B' + AB
- (b) A'B + AB'
- (c) (A' + B)(A + B') (d) (A' + B')(A + B)
- 10. A JK flip-flop is Hold when
- (a) J = 0, K = 0 (b) J = 0, K = 1
- (c) J = 1, K = 0 (d) J = 1, K = 1

| 评阅教师 | 得分 |
|------|----|
| | |

二、填空题(本大题共9空,每空2分,共18分)。

1. (18pts) Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value.

| Decimal | Signed Magnitude | 2's Complement code | 1's Complement code |
|---------|------------------|---------------------|---------------------|
| | | | 01110111 |
| 63 | | | |
| | 01111111 | | |

| 评阅教师 | 得分 |
|------|----|
| | |

三、分析计算题(本大题共6小题,共42分)。

1. (共 5 分) Reduce the following using the Boolean algebra rules and draw the logic diagram using only NAND gates:

F = (AB+C')'+AC'+B


- 2. (共6分) Implement the basic logic gates (AND, OR, NOT) only by the NOR gates respectively.
- 3. (共 15 分)Simplify the following expressions using Karnaugh maps.

a:
$$f(A,B,C) = A(B + C')(A' + C)(A + B' + C)(A + B + C')$$


b: $f(w,x,y,z) = \sum (0,3,4,7,8) + \sum d(10,11,12,13,14,15)$


c:
$$f(A,B,C,D) = (A' B' + AB')(CD + CD')$$

4. (共6分) Write the switching expressions for the following logic circuits and Simplify it.



- 5. (共 5 分) Implement $F(a,b,c) = \Sigma$ (1,2,6,7) using a 4-to-1multiplexer
- 6. (共 5 分) Given the positive edge triggered J-K flip-flop shown below, complete the timing diagram in the figure






| 评阅教师 | 得分 |
|----------|----|
| | |
| ! | l |

四、设计题(本大题共2小题,共20分)。

1. (共8分) 1. Consider the following three-variable function:

$$f(a,b,c) = c'+ab'+abc$$

- (a) Give its canonical SOP and canonical POS.(4 points)
- (b) Implement the function using more than two methods (draw out the logic diagram). (4 points)
- 2. (共12分) Given the sequential circuit below



- (a) Construct the State Transition Table
- (b) Draw the State Diagram from the State Transition Table