## Class Test - 1 (Odd Semester 2021- 22)

Course Name - Advanced Computer Architecture Course Code - PEC-702B

- \* You can submit the form ONLY ONCE.
- \* Fill the following information for further process.

bwubts18041@brainwareuniversity.ac.in Switch account



Draft saved

\* Required

Email \*

bwubts18041@brainwareuniversity.ac.in

Name of the Student \*

Rupesh Kumar Sinha

Enter Full Student Code \*

BWU/BTS/18/041

Name of the Programme \*

B.TEch, CSE



45 T W	Class Test - 1 (Oud Geniester 2021-22)
Course Code *	
PEC-702B ▼	
Course Name *	
Advanced Computer A	rchitecture -
1. In which processor, I	oop control overhead is minimized? *
Scalar Processor	
Vector Processor	
O IAS Processor	
Multiprocessor	
2. Number of instruction	ons is less in *
Scaler Program	
Vector Program	
O It cannot be said	
Equal in both scalar	and vector.

	3. Number of scaler quantity in a vector is called *
	Length
	○ Stride
	O Format
	Number
	4. Which of the following is the first field in vector instruction format? *
	O Base Address
	Address Offset
	Op-Code
	O Vector Length
	5. Scaler-Vector Product is a operation. *
	Unary
	Binary
	○ Ternary
	All of the above types
	6. Starting address is also known as *
	Address Offset
	Base Address
	O Displacement
	None of these
:	

7. A compiler that converts a scalar instruction into corresponding vector instruction is known as *			
O DSP			
Analog Compiler			
GCC Compiler			
Vectorizing Compiler			
8. Vector addition is an example of operation *			
Unary			
Binary			
Ternary			
None of these			
9. If UVL>MVL, then the problem is known as *			
Strip Mining			
O Vector Fitting			
Vector Filling			
O Vector Mining			

10.	Vector Stride value is used to access vectors. *
0	One Dimensional
0	Two Dimensional
0	Three Dimensional
•	Multidimensional
11. V	Which one stores the starting address of next instruction? *
<b>o</b>	PC
0	SP
0	AC
0	DR
	Which of the following stores the address of top element of the stack? *  PC  AC  SP  Any Register
13. \	Which of the following gives CPI<1? *
0	Array Processor
<b>o</b>	VLIW
<ul><li>O</li></ul>	

14. Which of the following is not a data hazard? *		
RAR		
RAW		
○ WAR		
○ WAW		
15. Solution of control hazard is *		
Strip Mining		
Vector Fitting		
Prefetching		
None of these		
16. Which particular stage in instruction cycle is used by ALU? *		
O IF		
O ID		
O ID OF		
O ID OF EX		
OF OF EX  17. Which of the following has multiple output? *		
<ul> <li>○ ID</li> <li>○ OF</li> <li>○ EX</li> <li>17. Which of the following has multiple output? *</li> <li>○ Linear Pipelining</li> </ul>		

18. Which one is also called as Omega network? *		
Single stage Shuffle-Exchange interconnection network		
Multi stage Shuffle-Exchange interconnection network		
Single stage cube interconnection network		
Multi stage cube interconnection network		
10. If T = Clock period and f = Clock frequency, then which statement is true? *		
19. If T = Clock period and f = Clock frequency, then which statement is true? *		
T = f		
T = 1/f		
T = 2f		
○ f = 2T		
20. In mesh connected ILLIAC network, number of PE are *		
O 4		
O 16		
O 32		
<ul><li>64</li></ul>		

Submit Clear form

Never submit passwords through Google Forms.

This form was created inside of Brainware University. Report Abuse

Google Forms