

## Indian Institute of Information Technology, Nagpur

# CMOS Design(ECL312)

Project Report

Submitted By:

Rushikesh marade

(BT20ECE097)

Semester 6

Electronics and Communication Engineering

Dept.

Submitted To:
Dr. Paritosh D. Peshwe
Course Instructor

#### **Contents**


- 1. Aim
- 2. Theory
- 3. Implement full adder using transmission gate by writing netlist in NGSPICE
  - a. Circuit Diagram
  - b. Netlist
  - c. Output of netlist
- 4. Draw the layout of full adder using transmission gate in MicroWind
  - a. Layout Design
  - b. Output of Layout Design
- 5. Implement transmission gate based adiabatic full adder in NGSPICE
  - a. Circuit Diagram
  - b. Netlist
  - c. Output of netlist
- 6. Draw the layout of transmission gate based adiabatic full adder
  - a. Layout Design
  - b. Output of Layout Design
- 7. Conclusion

### Aim

#### Perform the following operations

- 1. Implement full adder using transmission gate by writing netlist in NGSPICE.
- 2. Draw the layout of full adder using transmission gate in MicroWind.
- 3. Implement transmission gate based adiabatic full adder in NGSPICE.
- 4. Draw the layout of transmission gate based adiabatic full adder

## Theory



A,B,C are inputs

S is sum

Co is carry output

\* Boolean Expression-

For Sum-


$$S=\bar{A}\bar{B}C+\bar{A}B\bar{C}+A\bar{B}\bar{C}+ABC$$

$$S=ABC+\bar{C}(A+B+C)$$

#### For Carry out-

• Transmission gate based Full adder-

• Carry Propogate(p)=A+B / A ⊕B



Transmission based Adder Expression:-

SUM-
$$S=ABC+\overline{ABC}+\overline{ABC}+\overline{ABC}$$

$$S=C(AB+\overline{AB}) + C(AB+\overline{AB})$$

$$S=C(AOB) + C(AOB)$$

$$Let-x=ADB$$

$$x=ADB$$

$$S=C.XOC.X$$

$$=XOC$$

$$S=AOB$$

$$S=C.XOC$$

$$S=AOB$$


$$S=C.XOC$$


$$S=AOB$$

$$S=C.XOC$$

$$S=AOB$$

## Design-





 Comparing above design and expression I make the circuit diagram and layout

## • Truth Table-

Α	В	С	S	Со
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Implement full adder using transmission gate by writing netlist in NgSpice

# Circuit

Above is the circuit diagram of full adder using transmission gate logic. The detailed node numbering is also shown which is used in writing its netlist.

#### # Netlist-

```
mp 2 1 3 3 pmod w=100u l=10u
mn 2 1 0 0 nmod w=100u l=10u
.model nmod nmos level=54 version=4.7
.model pmod pmos level=54 version=4.7
.ends
.subckt trans and 1 2 3 4
mp 4 3 1 1 pmod w=100u l=10u
mn 4 2 1 1 nmod w=100u l=10u
.model nmod nmos level=54 version=4.7
.model pmod pmos level=54 version=4.7
.ends
Vdd 1 0 dc 5V
Va 11 0 pulse(0 5 0 0 0 10ms 20ms)
Vb 12 0 pulse(0 5 0 0 0 20ms 40ms)
Vc 13 0 pulse(0 5 0 0 0 40ms 80ms)
xa 11 14 1 inverter
xb 12 15 1 inverter
xc 13 16 1 inverter
xa and b' 11 15 12 17 trans and
xb and a' 14 12 15 17 trans and
xv 17 18 1 inverter
xc and y' 13 18 17 19 trans and
xy and c' 16 17 18 19 trans and
xc and y 13 17 18 20 trans and
xa and y' 11 18 17 20 trans and
.model nmod nmos level=54 version=4.7
.model pmod pmos level=54 version=4.7
.tran 0.01ms 200ms
.control
run
```

\*\*Full Adder using transmssion gate


.subckt inverter 1 2 3


```
plot V(11) V(12) V(13)
plot V(19) V(20)
.endc
.end
```

#### # Output of Netlist-

The node numbering and their corresponding variables are indicated below:


- ·  $V(11) \rightarrow A$
- V(12) → B
- ·  $V(13) \rightarrow C$
- ·  $V(19) \rightarrow Sum$
- ·  $V(20) \rightarrow Carry$






#Draw the layout of full adder using transmission gate in MicroWind-

## \*Layout Design-



Output of Layout Design-



We have used 6 transmission gates for constructing a full adder. The layout of the same has been shown above along with its result. The output graph shown some intermediate values since we have used transmission gate for its construction. The power dissipated by the full adder using transmission gate is  $52.823\mu$ W.

This power can be reduced using the adiabatic circuits, i.e., adiabatic full adder using transmission gate.

- Implement transmission gate based adiabatic full adder in NgSpice
- Circuit Diagram-

Above are the circuit diagrams of adiabatic full adder using transmission gate logic. First we have the normal full adder using transmission gate and the output of that adder is multiplied by a pulsating signal generated through A, B and C which is shown in the second circuit diagram above. The detailed node numbering is also shown which is used in writing its netlist.


#### Netlist


```
**Adiabatic Full Adder using transmssion gate
.subckt inverter 1 2 3
mp 2 1 3 3 pmod w=100u l=10u
mn 2 1 0 0 nmod w=100u l=10u
.model nmod nmos level=54 version=4.7
.model pmod pmos level=54 version=4.7
.ends
.subckt trans and 1 2 3 4
mp 4 3 1 1 pmod w=100u l=10u
mn 4 2 1 1 nmod w=100u l=10u
.model nmod nmos level=54 version=4.7
.model pmod pmos level=54 version=4.7
.ends
Vdd 1 0 dc 5V
Va 11 0 pulse(0 5 0 0 0 10ms 20ms)
Vb 12 0 pulse(0 5 0 0 0 20ms 40ms)
Vc
            0 pulse(0 5 0 0
                              0 40ms 80ms)
      13
      11
            14
                  1
                        inverter
xa
      12
xb
            15
                  1
                        inverter
      13
            16
ХC
                  1
                        inverter
      and b' 11 15 12 17 trans and
xa
xb
      and a' 14 12 15 17 trans and
      17 18 1 inverter
ΧV
      and v' 13 18 17 19 trans and
XC
      and c' 16 17 18 19 trans and
ХУ
      and y 13 17 18 20 trans and
XC
      and y' 11 18 17 20 trans and
ха
      and a 11 11 14 21 trans and
xa
```

```
and b 12 12 15 21 trans and
xb
      21 22 1 inverter
ΧZ
      and z 21 21 22 23 trans and
ΧZ
      and c 13 13 16 23 trans and
XC
      23 24 1 inverter
хр
      and p 19 23 24 25 trans and
XS
      and p 20 23 24 26 trans and
XC
.model nmod nmos level=54 version=4.7
.model pmod pmos level=54 version=4.7
.tran 0.01ms 200ms
.control
run
plot V(11) V(12) V(13)
plot V(25) V(26)
.endc
.end
```

## • Output of Netlist-


- ·  $V(11) \rightarrow A$
- V(12) → B
- ·  $V(13) \rightarrow C$
- $V(25) \rightarrow Sum of adiabatic circuit$
- V(26) → Carry of adiabatic circuit






 Draw the layout of transmission gate based adiabatic full Adder

## # layout Design-



## # Output of layout Design-



We have initially 6 transmission gate used for initial full adder and then additionally we have 4 extra transmission gate, in total we have 10 transmission gate used in adiabatic full adder using transmission gate logic.

We have given a pulsating signal through A, B and C, which has the expression of,  $V_{AC} = A + B + C$ .

By multiplying this  $V_{AC}$  to sum and carry of normal full adder we have reduced the power dissipation of the total circuit. The power dissipated came out to be  $0.103\mu W$ .

## • Conclussion-

We have got the same output wave forms for the normal full adder using transmis-sion gate and the adiabatic full adder.

The power dissipation of adiabatic full adder using transmission gate is less than the normal full adder using transmission gate. We have reduced the power dissipation upto 48.56% using the adiabatic circuit.