(1.1) Vector Architecture

- Vector Architecture includes instruction set extension to an ISA to support vector operations, which are deeply pipelined.
  - Vector architecture read sets of data elements
  - Vector operations are on vector registers which are length of Bank of operations.
  - Each vector operation takes vector registers and scalar value as input.
    - It calculate the value using vector register and disperse the result back into memory.
- It can be only effective on application that have significant Data level Parallelism.

(0.2) (1) vadd vs. v. v2 -

- It is used to add 2 vectors and add their result into third variable.

- The above instruction will add elements of v1 and v2, then put each result in third element v3.

2 Vld VI, 71 -

- It is used to bad vector from memory address.

- The above instruction will load vector register VI from memory starting at address of.

Q·3)							
	vector						
_	vector Register			1			
-	File		4- way in	erleand	1 1		
	0 1 2 3 4 5 6 7	[8	Banko Bank	el Bank 2	Bank 3		
,	$\uparrow \uparrow $	<b>P</b>	Appr Appr	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ADDR		
			V V	$\mathcal{L}_{\downarrow}$			
	vector Data C		Bus I	nterconn	ect		
_	switch						
_		1 To the same		ADD	R		
				1 100			
	Functional			4.6	•		
	unit	vector address					
_	ADD MOL		3				
	· ·			18			
			VAGO	VAGI	VAG2		
		,	·				
	- }	4 1 1 2 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1	1 - 30 1				
			-				

											1
	Best	V	БĒ	. 1	Data	Swit	ch	Ad	dr 25	tages.	
	١	-	776	4		1					
	2	XIJ	3[]		<b>x</b> [و]	y[6]					
,	3	<b>火[2]</b>	4 [2]		×GJ	រ បា		2[0]			
.*	4	×[3]	१८३७	× 11	x [ग्री	4.[2]		z[i]	20		
	5	x[4]	५ (भी		x(3)	ષ્ર (ચ્રે)		2[2]	2[1]	26	
	6	×[5]	५ (इ)		x(幻	५ [भ]	2[0]	7(3)	2[2]	2[]	
,	7	×[6]	46	2[0]	x (5)	4(5)	20	2(4)	Z[3]	2[2]	
	8	x[7]	y[ <del>3</del> ]	2[]	×[٤]	4[6]	2[2]	2(5)	2[4]	2(3)	
	9			2[2]	×[7]	५(म)	2[3]	26]	2(5)	2[4]	
<b>.</b> , .,	10			2[3]			2(4)	2[7]	2[6]	2[5]	
	11.			z[4]		1	2[5]	1 - / s	2(7)	2[6]	5
	12	x _ 8		2(5)		1	2[6]	(; · );		2[4]	~-
	134	, J. 7.		2[8]			2[7]	1. 4			
	14			2(7)					,		

8 elements vector add - (Data Pipelining)

- 7 bits to first result

- 1 bit to steady State result.

Q.4)

Grid is a group of block. There is no synchronization at all between the blocks. An entire grid is handled by a single GPU chip.

Thread Block -

It is a programming abstraction that represents a group of threads that can be executing semially or in parallely. For better process and data mapping, threads are grouped into thread blocks. The number of threads varies with available shared memory. The number of threads in a thread block is also limited by the architecture to a total of 512 threads per block. Threads in same thread block run on the same stream processor. Threads in same block can communicate with each other shared memory, barrier synchronization or other synchronization primitives such as atomic operation.

Q.5)

To map the data index to thread id on block id, we used-

(d) i = blockIdx.x \* blockDim.x + thread Id.x

Size of block Built in varfable thread within

For each block a block

The above statement provides the best mapping among all the other choices.

This is the linearized global thread block index for the whole grid.

(e.6) In this SI and S2, these are true dependencies, s2 cannot execute until S1 is completed, S2 depends on the result of S1.

SI and S3 are output dependency, S3 complete before SI, then the result of SI will be last.

read c[i], before Sy changes c[i].



read A (i) before so changes A (i).

Due to all dependencies all the instruction have to be executed in pipeline-parallel execution is not possible.

we can see that there is no dependencies between Si and S2 as no elements A [i] or B[i] or c[i] or D[i] of SI dependent on S2 or element of S2 on S1.

Loops are not parallel as we are running 2 lines of code inside for loop on same processo core to make it parallel.

Statements by separate process in parallel like in difference CPU cores.



So, above loops will run parallel in different cpu cores.

œ ·४)

The single peak precision flaating point throughput this cpu in

= 1.5 \* 16 \* 16

= 1.5 # 256

= 384 CHOPS

Assuming each single precision operation require
4 byte in 2 operands and output one .
4 byte result sustaining would require the
memory bandwidth

= 12 by te # 384 Gflop/s

= 4.2167Bfs.

Throughput is not sustainable because 4.216 TB/s > 100 GB/s

Therefore it can still be achieved in short burst when we using the chip cache.