

1 bit

4 bit \Rightarrow nibble

8 bit \Rightarrow 1 byte

16 bit \Rightarrow 2 byte \Rightarrow 1 word


$1 \text{ byte} * 1024 \Rightarrow 1024 \text{ byte} \Rightarrow \underline{1 \text{ kb}}$
 (2^{10})

$1 \text{ kb} * 1024 \Rightarrow \underline{1024 \text{ kb}} \quad \Rightarrow \quad \underline{1 \text{ mb}} \quad [1 \text{ byte} * (2^{10})]$


$1 \text{ mb} * 1024 \Rightarrow 1024 \text{ mb} \Rightarrow \underline{1 \text{ GB}}$
 (2^{10})


$1 \text{ Gb} * 1024 \Rightarrow 1024 \text{ Gb} \Rightarrow \underline{1 \text{ Tb}}$
 (2^{10})


$1 \text{ Tb} * 1024 \Rightarrow 1024 \text{ Tb} \Rightarrow \underline{1 \text{ Pb}}$
 (2^{10})



Mother board








physical address.

out

	0
T	1000
D	2000
RO	3000

addr given by compiler
& linker (virtual address)



① Fixed size Partition.


P1 → 1mb

P2 → 500kb

P3 → 3 mb

P4 → 3 mb

(P5) → 4mb X



✓ simple to implement.

X process not utilizing all memory assigned to it internal fragmentation.

X max num of processes is fixed i.e. max num of partitions.
(Degree of multi-prog is fixed)

X max size of process = max size of partition.

② Variable size Partition Scheme.

Compaction:


X External frag: memory req. is available but not contiguous order.



base	size.
0	3000
5000	4000
10,000	1000
15,000	2000
20,000	5000

better memory utilization.
first fit
Best fit.
Worst fit

Free stat table.




- ✓ No internal frag
- ✓ Degree of M.P. is not fixed.
- ✓ Process size is not fixed.



X External Frag.



* Virtual Memory / Swap Area.



① Segmentation:




② Paging

Process (18kb)

P0	4K
P1	4K
P2	4K
P3	4K
P4	2kb

process is divided into small parts
(same as frame size), called
as **Pages**.



- ✓ RAM divided into small equal size parts - called as **Frame**.
- ✓ Frame size depends on mmu.
- ✓ X86 arch. - frame size \Rightarrow 4KB



Internal frag. happens : if a page size is less than frame size.

X No external frag..

Page Table




Virtual RAM + Paging



Page Add	Frame add
0	9
1	6 → 3
2	4
3	1
4	11
5	X

Page Table


if no frame available to new process then inactive pages load on swap Area.



IN → Page not present on the particular frame.


TLB = Translation Lookaside Buffer.

Page fault: Req. page not available on RAM.




CPU always generates inst. in virtual add space.

Paging MMU.




* Page Fault: if CPU Req. any page and it is not available on main memory (i.e. PTE is invalid), then it is page fault.

* Page fault:



* Page Replacement algo.



* Page Fault Handling (OS)

- ① Check if address due to which Page fault Occur is valid. if not abort the process.
- ② Allocate an empty frame.

↳ If empty frame is not available. then OS needs to Swap out some pages from main memory. To decide that OS. use Page Replacement algo.

- ① FIFO
- ② Optimal
- ③ LRU.

③ If page in Swap area Swap in Page in allocated frame.

④ Update Page table entry (PTE)

⑤ Recreate instruction due to page fault occurred.



Sunbeam Infotech

www.sunbeaminfo.com

Giron:

I/P Page Seq : 1 2 3 4 1 2 5 1 2 3 4 5

Num of frame: 3 & Find Number of Page Fault and Page Hit.

FIFO Page Replacement



Belady's Anomaly

↳ In FIFO page Replacement algo. if we increase Frame Count the Page Fault will also increase.


Optimal Page Replacement



Number of Page Fault = 7

→ Practical implementation
Not possible

Hit = 5



Number of Page Fault = 10 , Hit = 2

Implementation: Stack based approach -- O(n)

Second chance LRU -- Approximate LRU (similar) -- O(1)