

REF Schematic for RK3576

Main Functions Introduction

- 1) PMIC: 1 x RK806S-5 + DiscretePower
- 2) RAM: 1 x LPDDR4X 32bit
Option: 1 x LPDDR4 32bit
Option: 1 x LPDDR5 32bit
- 3) ROM: 1 x eMMC5.1 + 1 x UFS
Option: 1 x SPI Flash(FSPI0)
- 4) Support: 1 x Micro SD Card3.0
Option: 1 x SPI Flash(FSPI1)
- 5) Support: 1 x USB TYPEC with Displayport Alt Mode
Option: 1 x USB2.0
Option: 1 x USB3.2 Gen1x1 HOST
- 6) Support: 3 x USB2.0 HOST(USB2.0 HUB) + 1 x USB3.2 Gen1x1 HOST(USB2.0 from HUB)
Option: 1 x USB3.2 Gen1x1 HOST
- 7) Support: 1 x a/b/g/n/ac/ax 2T2R SDIO WIFI6 + UART/PCM BT
Option: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
Option: 1 x a/b/g/n/ac/ax 2T2R SDIO WIFI + UART/PCM BT
Option: 1 x a/b/g/n/ac 1T1R SDIO WIFI + UART/PCM BT
- 8) Support: 1 x PCIe Slot_36P
Option: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
Option: 1 x MiniPCIe Slot_with 4G
Option: 1 x SATA Slot
- 9) Support: 3 x CAM MIPI CSI RX
Option: 1 x 4Lanes MIPI DPHY RX Camera + 1 x HDMI RX to MIPI CSI
- 10) Support: 1 x LCM MIPI DSI TX
Option: 1 x MIPI to LVDS
- 11) Support: 1 x HDMI2.1 TX (Up to 4Kx2K@120Hz)
Option: 1 x LCM eDP TX
- 12) Support: 2 x 10/100/1000M Ethernet
Option: 1 x 10/100M Ethernet + 1 x 10/100/1000M Ethernet
- 13) Support: 1 x Headphone + 2 x SPK + 1 x Analog MIC
Option: 4 x PDM-DMIC
- 14) Support: 1 x SPDIF TX + 1 x SPDIF RX
- 15) Support: 1 x IR Receiver
- 16) Support: 1 x G-Sensor
- 17) Support: Array Key(MENU,VOL+,VOL-,ESC)
- 18) Support: 7 x SARADC + 1 x SARADC only for boot
- 19) Support: 1 x Debug UART Connector

Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.
If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	00.Cover Page		
Date:	Thursday, May 30, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 1 of 65

Table of Content

Page 1	00.Cover Page	Default
Page 2	01.Index and Notes	Default
Page 3	02.Revision History	Default
Page 4	03.Block Diagram	Default
Page 5	04.Power Tree	Default
Page 6	05.Power Sequence and Map	Default
Page 7	06.Lower-Speed Bus Map	Default
Page 8	07.USB/DP Configure Map	Default
Page 9	08.PCIe Combo PHY Configure Map	Default
Page 10	09.VOP Map	Default
Page 11	10.RK3576-Power/GND	Default
Page 12	11.RK3576-OSC/PLL/PMUIO/SARADC	Default
Page 13	12.RK3576-DDR PHY	Default
Page 14	13.RK3576-eMMC/UFS/SD	Default
Page 15	14.RK3576-TypeC/USB	Default
Page 16	15.RK3576-MIPI DSI/CSI	Default
Page 17	16.RK3576-HDMI/eDP	Default
Page 18	17.RK3576-PCIe/SATA/USB3	Default
Page 19	18.RK3576-GPIO VCCIO2/3/6	Default
Page 20	19.RK3576-GPIO VCCIO4/5	Default
Page 21	20.Power-DC IN	Default
Page 22	23.Power-PMIC RK806S-5	Default
Page 23	24.Power-Ext Discrete/RTC IC	Default
Page 24	25.USB0-Type C Port	Default
Page 25	26.USB0-Mirco USB2.0 Port(Opt)	Option Page24
Page 26	27.USB0-TypeA USB3.0 Port(Opt)	Option Page24
Page 27	28.USB1	Default
Page 28	29.USB1-TYPEA USB3.0 Port(Opt)	Option Page27
Page 29	38.DRAM-LPDDR4X_1X32bit_200P	Default
Page 30	39.DRAM-LPDDR5_1X32bit_315P	Default
Page 31	40.Flash-eMMC	Default
Page 32	41.Flash-UFS	Default
Page 33	42.Flash-MicroSD Card	Default
Page 34	43.Flash-SPI Flash(opt)	Option Page31/33
Page 35	45.VI-CAM MIPI DPHY CSI0 RX	Default
Page 36	46.VI-CAM MIPI DPHY CSI1/2 RX	Default
Page 37	47.VI-CAM MIPI DPHY CSI3/4 RX	Default
Page 38	49.VI-HDMI20 RX to MIPI RX(Opt)	Option Page36/37
Page 39	50.VO-LCM MIPI DPHY TX	Default
Page 40	52.VO-MIPI to LVDS_GM8775C	Option Page39
Page 41	53.VO-LCM eDP TX(Opt)	Option Page43
Page 42	55.VO-DP TX(Opt)	Option Page24
Page 43	56.VO-HDMI TX	Default
Page 44	59.TP Connector_COF	Default
Page 45	60.WIFI/BT-SDIO+UART_1T1R(Opt)	Option Page47
Page 46	62.WIFI/BT-SDIO+UART_2T2R(Opt)	Option Page47
Page 47	63.WIFI6/BT-SDIO+UART_2T2R	Default
Page 48	64.WIFI6/BT-PCIe+UART_2T2R(Opt)	Option Page47/56
Page 49	65.Ethernet-FEPHY_RMII1(Opt)	Option Page51
Page 50	66.Ethernet-GEPHY_RGMII0	Default
Page 51	67.Ethernet-GEPHY_RGMII1	Default
Page 52	70.Audio-CODEC(ES8388)	Default
Page 53	74.Audio-SPK LoopBack	Default

Page 54	77.Audio-MIC Array(Opt)	Option Page51
Page 55	79.Audio-S/PDIF TX & S/PDIF RX	Default
Page 56	81.PCIe-PCIe Slot_36P	Default
Page 57	84.MiniPCIe Slot_with 4G(Opt)	Option Page56
Page 58	85.SATA3.0 Slot_7P(Opt)	Option Page56
Page 59	90.Key-PowerON/Reset/V+/V-/etc	Default
Page 60	91.Sensors/IR Receiver	Default
Page 61	93.UART/CAN Port(Opt)	Option Page33
Page 62	95.LED	Default
Page 63	96.HW_ID/BOM_ID	Default
Page 64	98.Debug UART	Default
Page 65	99.Mark/Hole/Heatsink	Default
Page 66		
Page 67		
Page 68		
Page 69		
Page 70		
Page 71		
Page 72		
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:


{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:
Component parameter description
1. NC stands for component not mounted temporarily
2. If Value or option is NC, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	01.Index and Notes		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 2 of 65

Revision History


Version	Date	By	Change Dscription	Approved
V1.0	2024-03-22	Wesley Huang	1. First version;	
V1.1	2024-05-30	Wesley Huang	1. SARADC_AVDD1V8 pin of RK3576 is changed to use the PLDO2 power supply of RK806S-5; The timing of the PLDO2 power supply is changed from 3 to 5. 2. Added a new MIPI to dual LVDS circuit; 3. The VCC_1V8_S0 power supply has been modified to use a MOSFET-based solution, and the enable control for VCC_3V3_S0 has been modified to be controlled by PMIC_PWR_CTRL2 and an NMOS transistor; 4. The power supply for EMMC has been changed to a VCC_1V8_S3 during standby; 5. Add 29.USB1-TYPEA USB3.0 Port(Opt) 6. The PCB package of RK3576 is modified to BGA698_16R1X17R2X1R08. 7. EN control signal of VCC1V2_UFS_VCCQ_S0' DCDC is changed. 8. Add voltage dividing resistors to the int signal of RK628F 9. Make some minor modifications.	

Rockchip Confidential


 Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	02.Revision History		
Date:	Tuesday, June 04, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 3 of 65

RK3576 Ref Block Diagram(Typical Application Case)

Rockchip IC Other IC




Настройка




DC/DC
3000mA

VCC5V0_DEVICE_S0
Seq: 5a

Power on Sequence



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC5V0_SYS_S5	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5A	0.9V	ON	0.9V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V

Rockchip Confidential


I2C MAP

RK3576




UART MAP

RK3576



Audio MAP

RK3576



Note:




M0 Unselected IOMUX path

M1 IOMUX path in use


At the same time, only one path can be selected.

Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	06.Lower-Speed Bus Map		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 7 of 65

MULTI_PHY Path Map

USB DP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1-- PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Note:
USB2 PHY1 can only be used when
PCIe1/SATA1 is not in use!!!

USB OTG0/DP Application


CASE0: TYPEC with DP




CASE1: USB2 OTG0 + DP 4Lane (Swap OFF)




CASE2: USB2 OTG0 + DP 4Lane (Swap ON)



CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap OFF)




CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap ON)




Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N

USB OTG1 Application

CASE0: USB3.2 GEN1X1 OTG1




CASE1: USB2 OTG1



Note:
USB2 PHY1 can only be used when
PCIe1/SATA1 is not in use!!!


CASE2: Do not support USB




Note:
USB2 PHY1 cannot be used
when PCIe1 is in use!!!

Rockchip Confidential

PCIE Combo PHY0--PCie0/SATA0




CASE0: PCie x 1Lane





CASE1: SATA



PCIE Combo PHY1--PCie1/SATA1/USB3.2 GEN1X1 OTG1




CASE0: PCie x 1Lane




Note:
USB2 PHY1 cannot be used
when PCie1 is in use!!!

CASE1: SATA



Note:
USB2 PHY1 cannot be used
when SATA1 is in use!!!


CASE2: USB3.2 GEN1X1 OTG1



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH
File:	08.PCie Combo PHY Configure Map
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.1
Sheet:	9 of 65

VO MAP



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3576_AIOT_REF_SCH

File: 09.VOP Map


Date: Thursday, May 30, 2024 Rev: V1.1

Designed by: Wesley Huang Reviewed by: Sheet: 10 of 65

RK3576_S (Power)



RK3576_T/U/V (GND)



Rockchip Confidential

Project: RK3576_AIOT_REF_SCH		File: 10.RK3576-Power/GND	
Date: Thursday, May 30, 2024	Rev: V1.1	Designed by: Wesley Huang	Reviewed by:
		Sheet: 11 of 65	


RK3576_A (DDRPHY)

U1000A									
LPDDR4			LPDDR4X			LPDDR5			
DDR DQ0_A	W1	LP4_DQ0_A	LP4X_DQ0_A	LP5_DQ0_A		LP4_DQ0_B	LP4X_DQ0_B	LP5_DQ0_B	
DDR DQ1_A	1P1	LP4_DQ1_A	LP4X_DQ1_A	LP5_DQ1_A		LP4_DQ1_B	LP4X_DQ1_B	LP5_DQ1_B	
DDR DQ2_A	1P1	LP4_DQ2_A	LP4X_DQ2_A	LP5_DQ2_A		LP4_DQ2_B	LP4X_DQ2_B	LP5_DQ2_B	
DDR DQ3_A	U1	LP4_DQ3_A	LP4X_DQ3_A	LP5_DQ3_A		LP4_DQ3_B	LP4X_DQ3_B	LP5_DQ3_B	
DDR DQ4_A	1V3	LP4_DQ4_A	LP4X_DQ4_A	LP5_DQ4_A		LP4_DQ4_B	LP4X_DQ4_B	LP5_DQ4_B	
DDR DQ5_A	1W4	LP4_DQ5_A	LP4X_DQ5_A	LP5_DQ5_A		LP4_DQ5_B	LP4X_DQ5_B	LP5_DQ5_B	
DDR DQ6_A	AC1	LP4_DQ6_A	LP4X_DQ6_A	LP5_DQ6_A		LP4_DQ6_B	LP4X_DQ6_B	LP5_DQ6_B	
DDR DQ7_A	AB1	LP4_DQ7_A	LP4X_DQ7_A	LP5_DQ7_A		LP4_DQ7_B	LP4X_DQ7_B	LP5_DQ7_B	
DDR DM0_A	1V1	LP4_DM10_A	LP4X_DM10_A	LP5_DM10_A		LP4_DM10_B	LP4X_DM10_B	LP5_DM10_B	
DDR DQS0P_A	1U1	LP4_DQS0P_A	LP4X_DQS0P_A	LP5_DQS0P_A		LP4_DQS0P_B	LP4X_DQS0P_B	LP5_DQS0P_B	
DDR DQS0N_A	Y1	LP4_DQS0N_A	LP4X_DQS0N_A	LP5_DQS0N_A		LP4_DQS0N_B	LP4X_DQS0N_B	LP5_DQS0N_B	
LPDDR5 WCK0P_A	1V5	--	--	LP5_WCK0P_A		--	--	LP5_WCK0P_B	
LPDDR5 WCK0N_A	1V4	--	--	LP5_WCK0N_A		--	--	LP5_WCK0N_B	
DDR DQ8_A	AF1	LP4_DQ8_A	LP4X_DQ8_A	LP5_DQ8_A		LP4_DQ8_B	LP4X_DQ8_B	LP5_DQ8_B	
DDR DQ9_A	1AB1	LP4_DQ9_A	LP4X_DQ9_A	LP5_DQ9_A		LP4_DQ9_B	LP4X_DQ9_B	LP5_DQ9_B	
DDR DQ10_A	1AD1	LP4_DQ10_A	LP4X_DQ10_A	LP5_DQ10_A		LP4_DQ10_B	LP4X_DQ10_B	LP5_DQ10_B	
DDR DQ11_A	AH1	LP4_DQ11_A	LP4X_DQ11_A	LP5_DQ11_A		LP4_DQ11_B	LP4X_DQ11_B	LP5_DQ11_B	
DDR DQ12_A	1Y1	LP4_DQ12_A	LP4X_DQ12_A	LP5_DQ12_A		LP4_DQ12_B	LP4X_DQ12_B	LP5_DQ12_B	
DDR DQ13_A	1W2	LP4_DQ13_A	LP4X_DQ13_A	LP5_DQ13_A		LP4_DQ13_B	LP4X_DQ13_B	LP5_DQ13_B	
DDR DQ14_A	1AA3	LP4_DQ14_A	LP4X_DQ14_A	LP5_DQ14_A		LP4_DQ14_B	LP4X_DQ14_B	LP5_DQ14_B	
DDR DQ15_A	1AA1	LP4_DQ15_A	LP4X_DQ15_A	LP5_DQ15_A		LP4_DQ15_B	LP4X_DQ15_B	LP5_DQ15_B	
DDR DM1_A	AE1	LP4_DM11_A	LP4X_DM11_A	LP5_DM11_A		LP4_DM11_B	LP4X_DM11_B	LP5_DM11_B	
DDR DQS1P_A	1AB4	LP4_DQS1P_A	LP4X_DQS1P_A	LP5_DQS1P_A		LP4_DQS1P_B	LP4X_DQS1P_B	LP5_DQS1P_B	
DDR DQS1N_A	1AB3	LP4_DQS1N_A	LP4X_DQS1N_A	LP5_DQS1N_A		LP4_DQS1N_B	LP4X_DQS1N_B	LP5_DQS1N_B	
LPDDR5 WCK1P_A	1AA6	--	--	LP5_WCK1P_A		--	--	LP5_WCK1P_B	
LPDDR5 WCK1N_A	1AA5	--	--	LP5_WCK1N_A		--	--	LP5_WCK1N_B	
DDR A0_A	T1	LP4_A0_A	LP4X_A0_A	LP5_A0_A		LP4_A0_B	LP4X_A0_B	LP5_A0_B	
DDR A1_A	1N1	LP4_A1_A	LP4X_A1_A	LP5_A1_A		LP4_A1_B	LP4X_A1_B	LP5_A1_B	
DDR A2_A	1R3	LP4_A2_A	LP4X_A2_A	LP5_A2_A		LP4_A2_B	LP4X_A2_B	LP5_A2_B	
DDR A3_A	1T2	LP4_A3_A	LP4X_A3_A	LP5_A3_A		LP4_A3_B	LP4X_A3_B	LP5_A3_B	
DDR A4_A	1M5	LP4_A4_A	LP4X_A4_A	LP5_A4_A		LP4_A4_B	LP4X_A4_B	LP5_A4_B	
DDR A5_A	1P5	LP4_A5_A	LP4X_A5_A	LP5_A5_A		LP4_A5_B	LP4X_A5_B	LP5_A5_B	
DDR A6_A	1R5	--	--	LP5_A6_A		--	--	LP5_A6_B	
DDR CLKP_A	1L1	LP4_CLKP_A	LP4X_CLKP_A	LP5_CLKP_A		LP4_CLKP_B	LP4X_CLKP_B	LP5_CLKP_B	
DDR CLKN_A	P1	LP4_CLKN_A	LP4X_CLKN_A	LP5_CLKN_A		LP4_CLKN_B	LP4X_CLKN_B	LP5_CLKN_B	
LPDDR4 CSN0_A	1R4	LP4_CSN0_A	LP4X_CSN0_A	--		LP4_CSN0_B	LP4X_CSN0_B	--	
LPDDR4 CSN1_A	1T4	LP4_CSN1_A	LP4X_CSN1_A	--		LP4_CSN1_B	LP4X_CSN1_B	--	
LPDDR4 CKE0/LPDDR5 CS0_A	1N3	LP4_CKE0_A	LP4X_CKE0_A	LP5_CSN0_A		LP4_CKE0_B	LP4X_CKE0_B	LP5_CSN0_B	
LPDDR4 CKE1/LPDDR5 CS1_A	1N5	LP4_CKE1_A	LP4X_CKE1_A	LP5_CSN1_A		LP4_CKE1_B	LP4X_CKE1_B	LP5_CSN1_B	
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0				2D2	DDRRPHY_PLL_AVDD1V8				
DDR PLL AVSS	1R203	NC/OR	R0201	2C2	DDRRPHY_PLL_AVSS				
VDD_DDR_S0				2E2	DDRRPHY_VDDQ_0				
				2E3	DDRRPHY_VDDQ_1				
				2G2	DDRRPHY_VDDQ_2				
				2G3	DDRRPHY_VDDQ_3				
				2H2	DDRRPHY_VDDQ_4				
				2H2	DDRRPHY_VDDQ_5				
LP4_RESET LP4X_RESET LP5_RESET									
VDDQ_DDR_S0	1R200	240R	1R200	1R6		Q0_A		Q0_B	
VDDA_DDR_PLL_S0				2C3	DDRRPHY_PLL_VDDQ	1.8V			
VCCE_1V8_S0									

RK3576 L (USB3/DP)



Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



Support: Type-C With
Displayport Alternate Mode

Diff 100 Ohm $\pm 10\%$



MODE1:
TypeC
with ALT
(Default)

MODE2:
USB30
+
DP 2Lane
(Option)


MODE3:
DP
(Option)
Support
1/2/4Lane

Note: If using the DP interface to light up the eDP screen, there may be compatibility issues. Please consult RK for detail.


RK3576 M (USB2)

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



Diff 90 Ohm $\pm 10\%$




Note!!!


The USB2 PHY1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected

Option:
USB Wake up

Rockchip Confidential

 Rockchip Electronics Co., Ltd				
Project:	RK3576_AIOT_REF_SCH			
File:	14.RK3576-TypeC/USB			
Date:	Thursday, May 30, 2024		Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet:	15 of 65

RK3576_O (MIPI DCPHY)



Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)

Support MIPI DPHY CSI1: 1/2/4Lane

Support MIPI DPHY CSI2: 1/2Lane

Support: MIPI DPHY CSI1 2Lane + MIPI DPHY CSI2 2Lane



Support MIPI DPHY CSI3: 1/2/4Lane

Support MIPI DPHY CSI4: 1/2Lane

Support MIPI DPHY CSI3 2Lane + MIPI DPHY CSI4 2Lane

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	15.RK3576-MIPI DSI/CSI		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	16 of 65

RK3576_Q (HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz

U1000Q



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH

File: 16.RK3576-HDMI/eDP


Date: Thursday, May 30, 2024 **Rev:** V1.1

Designed by: Wesley Huang **Reviewed by:** **Sheet:** 17 of 65

RK3576_N (PCIe/SATA/USB3)

U1000N

PCIe0/SATA0 Combo PHY0




PCIe0:Gen1/Gen2
SATA0:Gen1/Gen2/Gen3

PCIe0_REFCLKP		--	1N22	Diff 100 Ohm ±10%	PCIE0_REFCLKP
PCIe0_REFCLKN		--	1N23		PCIE0_REFCLKN
PCIe0_TXP		SATA0_TXP	P29	PCIE0_TXP/SATA0_TXP	PCIE0_TXP
PCIe0_TXN		SATA0_TXN	P28	PCIE0_TXN/SATA0_TXN	PCIE0_TXN
PCIe0_RXP		SATA0_RXP	R28	PCIE0_RXP/SATA0_RXP	PCIE0_RXP
PCIe0_RXN		SATA0_RXN	R29	PCIE0_RXN/SATA0_RXN	PCIE0_RXN

PCIe0_SATA0_AVDD0V85

PCIe0_SATA0_AVDD1V8

PCIe1/SATA1/USB3_OTG1 Combo PHY1



PCIe1:Gen1/Gen2
SATA1:Gen1/Gen2/Gen3
USB :USB3.2 Gen1x1 OTG1

PCIe1_REFCLKP		--	1L23	Diff 90 Ohm ±10%	USB3_HOST1_SSTXP
PCIe1_REFCLKN		--	1M23		USB3_HOST1_SSTXN
PCIe1_TXP		SATA1_TXP	N28	USB3_OTG1_SSTXP	USB3_OTG1_SSTXP
PCIe1_TXN		SATA1_TXN	N29	USB3_OTG1_SSTXN	USB3_OTG1_SSTXN
PCIe1_RXP		SATA1_RXP	M28	USB3_OTG1_SSRXP	USB3_OTG1_SSRXP
PCIe1_RXN		SATA1_RXN	M29	USB3_OTG1_SSRXN	USB3_OTG1_SSRXN

PCIe1_SATA1_USB3_OTG1_AVDD0V85

PCIe1_SATA1_USB3_OTG1_AVDD1V8

RK3576
BGA698_16R1X17R2X1R08

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

MODE1: PCIe0
(Default)

MODE2: SATA0
(Option)



Note!!!

If the PCIe1 or SATA1 function of Combo PHY1 is selected, the USB3 OTG1 function cannot be used, and even the USB2 PHY1 function cannot be used



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH
File:	17.RK3576-PCIe/SATA/USB3
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.1
Sheet:	18 of 65


RK3576_F (VCCIO2)




RK3576 G (VCCIO3)




RK3576 J (VCCIO6)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



Rockchip Confidential

		Rockchip Electronics Co., Ltd.	
Project:	RK3576_AIOT_REF_SCH		
File:	18.RK3576-GPIO_VCCIO2/3/6		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	19 of 65

When supporting multiple SATA or PCIe devices, the current must be designed based on the actual number of SATA or PCIe devices.

Project:	RK3576_AIOT_REF_SCH				
File:	20.Power-DC IN				
Date:	Thursday, May 30, 2024			Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:		Sheet:	21 of 65

```

I2C1_SDA_M0_RK806<<>>
I2C1_SCL_M0_RK806<<>>

FMIC_FWR_CTL0<<>>
FMIC_FWR_CTL1<<>>


FMIC_INT_1<<>>

RESET_1<<>>

FMIC_EXT_EN_OUT<<>>

FWRON_1<<>>

```






















**IF TVS UNMOUNTED,
ESD OR SURGE SHOULD BE
DAMAGE THE PMIC!!!**


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications

Operating Supply Voltage: $V_{CC5V0} = 5.0V$
 Peak Current: $I_{PP1500} = 1500A$
 Surge Clamping Voltage: $V_{CL5V0} = 6.5V$

DO NOT DELETE IT!



Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to GND



The schematic diagram illustrates the power supply architecture for the iM860. It shows the connection of the ATX power supply to the board's components. The diagram is organized into several sections: VCC, VCCSV, VCC_LVI, and VCC_LV. Each section includes a voltage regulator (C2354, C2355, C2356, C2357, C2371) and decoupling capacitors (C4042). The schematic is divided into PLDO and NLDO sections, with specific voltage levels and current ratings indicated for each component.

VCC Section: VCC_5V0_12V_03 (5.0V, 0.3A) and VCC_12V_03 (12V, 0.3A) are connected to VCC1 and VCC2 respectively. VCC1 is connected to VCC1V8_80 (1.8V, 0.8A) and VCC1V8_20 (1.8V, 0.2A). VCC2 is connected to VCC2V5_80 (2.5V, 0.8A) and VCC2V5_20 (2.5V, 0.2A).

VCCSV Section: VCCSV_5V0_03 (5.0V, 0.3A) is connected to VCC12 (12V, 0.3A).

VCC_LVI Section: VCC_LVI_12V_03 (12V, 0.3A) is connected to VCC13 (12V, 0.3A).

VCC_LV Section: VCC_LV_12V_03 (12V, 0.3A) is connected to VCC14 (12V, 0.3A).

PLDO Section: VCC1V8_80 (1.8V, 0.8A) and VCC1V8_20 (1.8V, 0.2A) are connected to VCC1V8_80 and VCC1V8_20 respectively. VCC2V5_80 (2.5V, 0.8A) and VCC2V5_20 (2.5V, 0.2A) are connected to VCC2V5_80 and VCC2V5_20 respectively.

NLDO Section: VCC1V8_80 (1.8V, 0.8A) and VCC1V8_20 (1.8V, 0.2A) are connected to VCC1V8_80 and VCC1V8_20 respectively. VCC2V5_80 (2.5V, 0.8A) and VCC2V5_20 (2.5V, 0.2A) are connected to VCC2V5_80 and VCC2V5_20 respectively.


Note:

The RR806S-5 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.


If other interface functions are to be added to the reference schematics, the RR806S-5 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

I2C2_SCL_M0_CC_RTC
I2C2_SDA_M0_CC_RTC
RTC_INT_1
32KOUT_RTC2S0C
32KOUT_RTC2WIFI
PMIC_EXT_EN_OUT
PWRON_L
PMIC_PWR_CTRL2


VCC_2V0_PLDO_S3




VCC_1V1_NLDO_S3




VCC_1V8_S0




VCC_3V3_S0




RTC




Audio Power



WIFI/BT Power










CC





TYPEC

With Displayport Alt Mode
This is also the firmware download interface



USB POWER



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH

File: 25.USB0-Type C Port With DP Alt

Date: Thursday, May 30, 2024

Designed by: Wesley Huang **Reviewed by:** **Rev:** V1.1

Sheet: 24 of 65

USB2.0 OTG0-Mirco Port (Together with DP 4Lanes)

Option with 25.USB0-Type C Port

Diff 90 Ohm $\pm 10\%$

USB2_OTG0_DP <<>> <<>>

USB2_OTG0_DM <<>> <<>>



USB2_OTG0_ID <<>>

USB2_OTG0_VBUSDET <<>>


USB_OTG0_PWREN_H <<>>

Note:


If common mode inductors are needed,
it is recommended to keep 2.2ohm in series
to improve the antistatic ability




This is the firmware download interface



USB POWER



Rockchip Confidential





Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH				
File:	26.USB0-Mirco USB2.0 Port(Optional)				
Date:	Thursday, May 30, 2024			Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:		Sheet:	25 of 65

USB3 OTG0-TypeA (Together with DP 2Lanes)


Option with 25.USB0-Type C Port




Note:
The ESD of the USB3 signal must meet:
 $C_j \leq 0.4\text{pF}$

Note:
If common mode inductors are needed, it is recommended to keep 2.2ohm in series to improve the antistatic ability

This is the firmware download interface




USB POWER



Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH
File:	27.USB0-TypeA USB3.0 Port(Opt)
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.1
Sheet:	26 of 65

USB20 HUB+USB3.0 HOST




OPTION	Option1	Option2	Option3
CH334H	NO	Yes	NO
GL852G	Yes	NO	Yes

USB POWER



Note:
The ESD of the USB3 signal must meet:
 $C_j \leq 0.4\text{pF}$





Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	28.USB1-USB20_HUB+USB3.0 HOST		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 27 of 65

USB3 HOST1-TypeA



Option with 28.USB1-USB20_HUB+USB3.0 HOST



Note:


The ESD of the USB3 signal must meet:

$$C_j \leq 0.4 \text{ pF}$$




Note:


If common mode inductors are needed, it is recommended to keep 2.2ohm in series to improve the antistatic ability




USB3.0 HOST








USB POWER



Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	29.USB1-TYPEA USB3.0 Port(Opt)		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	28 of 65		

LPDDR4 / 4X



LPDDR5

U3900A

CH A	CH B
LPDDR5 DQ0_A D1	DQ0_B V15 LPDDR5 DQ0_B
LPDDR5 DQ1_A C2	DQ1_B M14 LPDDR5 DQ1_B
LPDDR5 DQ2_A E1	DQ2_B U14 LPDDR5 DQ2_B
LPDDR5 DQ3_A D3	DQ3_B V13 LPDDR5 DQ3_B
LPDDR5 DQ4_A B5	DQ4_B V11 LPDDR5 DQ4_B
LPDDR5 DQ5_A C6	DQ5_B M10 LPDDR5 DQ5_B
LPDDR5 DQ6_A E6	DQ6_B U10 LPDDR5 DQ6_B
LPDDR5 DQ7_A F5	DQ7_B D11 LPDDR5 DQ7_B
LPDDR5 RDQS0P_A B3	RDQS0_T_A Y13 LPDDR5 RDQS0P_B
LPDDR5 RDQS0N_A C4	RDQS0_C_B W12 LPDDR5 RDQS0N_B
LPDDR5 DMIO_A A4	DMIO_B AA12 LPDDR5 DMIO_B
LPDDR5 WCK0P_A E4	WCK0_T_A V11 LPDDR5 WCK0P_B
LPDDR5 WCK0N_A D5	WCK0_C_B V11 LPDDR5 WCK0N_B
LPDDR5 DQ8_A D15	DQ8_B V11 LPDDR5 DQ8_B
LPDDR5 DQ9_A C14	DQ9_B W2 LPDDR5 DQ9_B
LPDDR5 DQ10_A E14	DQ10_B U2 LPDDR5 DQ10_B
LPDDR5 DQ11_A D13	DQ11_B V3 LPDDR5 DQ11_B
LPDDR5 DQ12_A B11	DQ12_B V5 LPDDR5 DQ12_B
LPDDR5 DQ13_A C10	DQ13_B W6 LPDDR5 DQ13_B
LPDDR5 DQ14_A E10	DQ14_B U6 LPDDR5 DQ14_B
LPDDR5 DQ15_A F11	DQ15_B T5 LPDDR5 DQ15_B
LPDDR5 RDQS1P_A B13	RDQS1_T_B Y3 LPDDR5 RDQS1P_B
LPDDR5 RDQS1N_A C12	RDQS1_C_B W4 LPDDR5 RDQS1N_B
LPDDR5 CMI1_A A12	DMI1_B AA4 LPDDR5 CMI1_B
LPDDR5 WCK1P_A E12	WCK1_T_B U4 LPDDR5 WCK1P_B
LPDDR5 WCK1N_A D11	WCK1_C_B V5 LPDDR5 WCK1N_B
LPDDR5 A0_A G4	CA0_B R12 LPDDR5 A0_B
LPDDR5 A1_A H5	CA1_B P11 LPDDR5 A1_B
LPDDR5 A2_A G8	CA2_B M8 LPDDR5 A2_B
LPDDR5 A3_A H1	CA3_B P5 LPDDR5 A3_B
LPDDR5 A4_A G10	CA4_B R6 LPDDR5 A4_B
LPDDR5 A5_A H13	CA5_B P3 LPDDR5 A5_B
LPDDR5 A6_A G12	CA6_B R4 LPDDR5 A6_B
LPDDR5 CLKP_A H9	CK_T_B E7 LPDDR5 CLKP_B
LPDDR5 CLKN_A J9	CK_C_B U7 LPDDR5 CLKN_B
LPDDR5 CS0_A H7	CS0_B P9 LPDDR5 CS0_B
LPDDR5 CS1_A G6	CS1_B R10 LPDDR5 CS1_B
LPDDR5 RESET	RESET_N H1

LP5_B315
BGA315_12R40x15R00x1R10

VDD2H_DDR_S3

A7	VDD2H_1
A8	VDD2H_2
A9	VDD2H_3
B7	VDD2H_4
B9	VDD2H_5
C7	VDD2H_6
C9	VDD2H_7
D8	VDD2H_8
E7	VDD2H_9
E9	VDD2H_10
F6	VDD2H_11
F7	VDD2H_12
F10	VDD2H_13
J5	VDD2H_14
J11	VDD2H_15
K1	VDD2H_16
K2	VDD2H_17
K3	VDD2H_18
K4	VDD2H_19
K5	VDD2H_20
K6	VDD2H_21
K7	VDD2H_22
K10	VDD2H_23
K11	VDD2H_24
K12	VDD2H_25
K13	VDD2H_26
K14	VDD2H_27
K15	VDD2H_28
L6	VDD2H_29
L7	VDD2H_30
L8	VDD2H_31
L9	VDD2H_32
L10	VDD2H_33
M1	VDD2H_34
M2	VDD2H_35
M3	VDD2H_36
M4	VDD2H_37
M5	VDD2H_38
M6	VDD2H_39
M10	VDD2H_40
M11	VDD2H_41
M12	VDD2H_42
M13	VDD2H_43
M14	VDD2H_44
M15	VDD2H_45
N1	VDD2H_46
N11	VDD2H_47
N12	VDD2H_48
N13	VDD2H_49
N14	VDD2H_50
N15	VDD2H_51
N16	VDD2H_52
N17	VDD2H_53
N18	VDD2H_54
N19	VDD2H_55
N20	VDD2H_56
N21	VDD2H_57
N22	VDD2H_58
N23	VDD2H_59
N24	VDD2H_60
N25	VDD2H_61

VDD2H
1.05V

VDD2L
0.9V

VDDQ
0.5V

VDD1
1.8V





VDD2L_OV9_DDR_S3

A6	VDD2L_1
A10	VDD2L_2
B6	VDD2L_3
B10	VDD2L_4
H2	VDD2L_5
H4	VDD2L_6
J2	VDD2L_7
J14	VDD2L_8
N2	VDD2L_9
N14	VDD2L_10
P2	VDD2L_11
P4	VDD2L_12
P8	VDD2L_13
P10	VDD2L_14
AA6	VDD2L_15
AA10	VDD2L_16
A3	VDDQ_1
A13	VDDQ_2
B2	VDDQ_3
B14	VDDQ_4
C3	VDDQ_5
C13	VDDQ_6
D4	VDDQ_7
D12	VDDQ_8
E5	VDDQ_9
E11	VDDQ_10
F3	VDDQ_11
F7	VDDQ_12
F9	VDDQ_13
F12	VDDQ_14
G1	VDDQ_15
G11	VDDQ_16
G13	VDDQ_17
H3	VDDQ_18
H4	VDDQ_19
H6	VDDQ_20
H8	VDDQ_21
H10	VDDQ_22
H12	VDDQ_23
J1	VDDQ_24
J3	VDDQ_25
J7	VDDQ_26
J8	VDDQ_27
J10	VDDQ_28
J12	VDDQ_29
J13	VDDQ_30
J15	VDDQ_31
K7	VDDQ_32
K8	VDDQ_33
K9	VDDQ_34
L1	VDDQ_35
L3	VDDQ_36
L4	VDDQ_37
L5	VDDQ_38
L11	VDDQ_39
C1	VDD1_1
C15	VDD1_2
W1	VDD1_3
W15	VDD1_4
Y1	NC_1
Y15	NC_2
AA1	NC_3
AA2	NC_4
AA14	NC_5
AA11	NC_6
AA15	NC_7
AA12	NC_8
AA13	NC_9
AA14	NC_10
AA15	NC_11
AA16	NC_12

U3900C



A5	VSS_1
A11	VSS_2
B4	VSS_3
B8	VSS_4
B12	VSS_5
C5	VSS_6
C8	VSS_7
C11	VSS_8
D2	VSS_9
D6	VSS_10
D7	VSS_11
D9	VSS_12
D10	VSS_13
D14	VSS_14
E1	VSS_15
E3	VSS_16
E8	VSS_17
E13	VSS_18
E15	VSS_19
F8	VSS_20
F14	VSS_21
G3	VSS_22
G5	VSS_23
G7	VSS_24
G9	VSS_25
G11	VSS_26
G13	VSS_27
H3	VSS_28
H4	VSS_29
H6	VSS_30
H8	VSS_31
H10	VSS_32
H12	VSS_33
J1	VSS_34
J3	VSS_35
J7	VSS_36
J8	VSS_37
J10	VSS_38
J12	VSS_39
J13	VSS_40
J15	VSS_41
K7	VSS_42
K8	VSS_43
K9	VSS_44
L1	VSS_45
L3	VSS_46
L4	VSS_47
L5	VSS_48
L11	VSS_49
VSS_102	VSS_101
VSS_101	VSS_100
VSS_100	VSS_99
VSS_99	VSS_98
VSS_98	VSS_97
VSS_97	VSS_96
VSS_96	VSS_95
VSS_95	VSS_94
VSS_94	VSS_93
VSS_93	VSS_92
VSS_92	VSS_91
VSS_91	VSS_90
VSS_90	VSS_89
VSS_89	VSS_88
VSS_88	VSS_87
VSS_87	VSS_86
VSS_86	VSS_85
VSS_85	VSS_84
VSS_84	VSS_83
VSS_83	VSS_82
VSS_82	VSS_81
VSS_81	VSS_80
VSS_80	VSS_79
VSS_79	VSS_78
VSS_78	VSS_77
VSS_77	VSS_76
VSS_76	VSS_75
VSS_75	VSS_74
VSS_74	VSS_73
VSS_73	VSS_72
VSS_72	VSS_71
VSS_71	VSS_70
VSS_70	VSS_69
VSS_69	VSS_68
VSS_68	VSS_67
VSS_67	VSS_66
VSS_66	VSS_65
VSS_65	VSS_64
VSS_64	VSS_63
VSS_63	VSS_62
VSS_62	VSS_61
VSS_61	VSS_60
VSS_60	VSS_59
VSS_59	VSS_58
VSS_58	VSS_57
VSS_57	VSS_56
VSS_56	VSS_55
VSS_55	VSS_54
VSS_54	VSS_53
VSS_53	VSS_52

LP5_B315
BGA315_12R40x15R00x1R10




Note:
Power Sequence: VDD1>VDD2H>VDD2L>VDDQ-200mV
VDD1: 1.70V--1.95V, Power for core1.
VDD2H: 1.01V--1.12V, Power for core2 and Input Buffer.
VDD2L: 0.87V--0.97V, Power for core2 and Input Buffer.
VDDQ: 0.47V--0.57V, Power for I/O Buffer.

eMMC FLASH




Rockchip Confidential





 Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	40.Flash-eMMC		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 31 of 65

Diff 100 Ohm $\pm 10\%$

UFS_TX_D0P
UFS_TX_D0N
UFS_TX_D1P
UFS_TX_D1N
UFS_RX_D0P
UFS_RX_D0N
UFS_RX_D1P
UFS_RX_D1N



Note:
The capacitance value of these capacitors depends on the selected UFS device




Note:
For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design


Supported Particles	VCCQ	VCCQ2	VCC	Default UFS device: UFS2.2
UFS2.0	1.2V	1.8V	3.3V	
UFS2.1	No Connect	1.8V	3.3V	
UFS2.2	No Connect	1.8V	3.3V	
UFS3.0	1.2V	No Connect	2.5V/3.3V	
UFS3.1	1.2V	No Connect	2.5V/3.3V	

Do not support UFS4.0 Device!

Sequence:VCCQ2->VCCQ, VCC is independent

Note:
For particles that require VCCQ and VCCQ2, the following timing needs to be met:
Sequence: VDDA_1V2_S0->VCCQ2->VCCQ
VDDA_1V2_S0 is the power of REF_CK & RST_N in RK SOC, which needs to be powered on before UFS particles






Note: 

1. VCC_3V3_S0 is used to ensure the power supply timing of the UFS chip;
2. The resistance voltage division value needs to be designed based on the EN pin threshold of DCDC.

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH				
File:	41.Flash-UFS				
Date:	Thursday, May 30, 2024			Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:		Sheet:	32 of 65


TF CARD



Note:

SDMMC_PWREN=H VCC3V3_SD(Default)
SDMMC_PWREN=L VCC3V3_SD=0V

VCC3V3_SD_S0



SD D2

SD D3

SD CMD

SD D0


SD D1

SD DET

Note:
Close to MicroSD Card


Note:

SDMMC_DET_L:
SDCARD PLUG: Pull-down to GND
SDCARD UNPLUG: Pull-up to PMUIO0_VCC1V8.





MicroSD Card

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	42.Flash-MicroSD Card		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	33 of 65



Designed by:	Wesley Huang	Reviewed by:		Sheet:	34 of 65
--------------	--------------	--------------	--	--------	----------



CAM0: VI-CAM MIPI DPHY CSIO RX



Note:


Camera MCLK can select the following clock:
 1:CAM_CLK0_OUT_M0/M1
 2:CAM_CLK1_OUT_M0/M1
 3:CAM_CLK2_OUT_M0/M1
 4:VI_CIF_CLKOUT
 5:REF_CLK0_OUT
 6:REF_CLK1_OUT
 7:REF_CLK2_OUT

Attention to the voltage matching



Close to FPC Connector


CAM0_POWER



Note:

According to camera model, DCDC power supply is recommended if the DVDD current exceeds 100mA

DVDD_DVP0=1.2V	150K 1%	Default
DVDD_DVP0=1.5V	100K 1%	



Note:

When the binocular camera is used, If separate control is required, separate power supply is recommended

Note:

Adjust the power on sequence according to the camera model
 eg:GC8034

Power on Sequence

1.8V-->1.2V-->2.8V--->MCLK-->PWDN--->RST

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH


File: 45.VI-CAM MIPI DPHY CSIO RX

Date: Thursday, May 30, 2024

Designed by: Wesley Huang


Reviewed by: Sheet: 35 of 65

CAM1: VI-CAM MIPI DPHY CSI1/2 RX





Note:
Camera MCLK can select the following clock:
1:CAM_CLK0_OUT M0/M1
2:CAM_CLK1_OUT M0/M1
3:CAM_CLK2_OUT M0/M1
4:VI_CIF_CLKOUT
5:REF_CLK0_OUT
6:REF_CLK1_OUT
7:REF_CLK2_OUT

Attention to the voltage matching




CAM1_POWER




Note:
When the binocular camera is used, If separate control is required, separate power supply is recommended

Note:
Adjust the power on sequence according to the camera model eg:GC8034
Power on Sequence
1.8V-->1.2V-->2.8V--->MCLK-->PWDN--->RST


[illegible]

DVDD_DVP0=1.2V	150K	1%	Default
DVDD_DVP0=1.5V	100K	1%	



When the binocular camera is used, If separate control is required, separate power supply is recommended

1.8V-->1.2V-->2.8V--->MCLK-->PWDN--->RST






Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd




Project:	RK3576_AIOT_REF_SCH				
File:	47.VI-CAM MIPI DPHY CSI3/4 RX				
Date:	Thursday, May 30, 2024			Rev.	V1.1
Designed by:	Wesley Huang	Reviewed by:		Sheet	37 of 65

Option with 46.VI-CAM MIPI DPHY CSI1/2 RX and 47.VI-CAM MIPI DPHY CSI3/4 RX



Description:									
LVDS/MIP1/GVI Signal relationship:									
Port	Pin	LVDS Mode	MIP1 DS1 TX Mode	GVI Mode	MIP1 DS1 TX	GVI Mode	MIP1 DS1 TX	GVI Mode	MIP1 DS1 TX
Port0	G1	LVDS0 D0N	D0N D0N	GVI D0P	D0N D0N	GVI D0P	D0N D0N	GVI D0P	D0N D0N
	G2	LVDS0 D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P
	F1	LVDS0 D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N
	E2	LVDS0 D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P
	D2	LVDS0 D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N
Port1	G1	LVDS1 D0N	D0N D0N	GVI D0P	D0N D0N	GVI D0P	D0N D0N	GVI D0P	D0N D0N
	G2	LVDS1 D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P
	F1	LVDS1 D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N
	E2	LVDS1 D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P
	D2	LVDS1 D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N
Port1	A2	LVDS1 D0N	D0N D0N	GVI D0P	D0N D0N	GVI D0P	D0N D0N	GVI D0P	D0N D0N
	B2	LVDS1 D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N
	A3	LVDS1 D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P
	B3	LVDS1 D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P
	A4	LVDS1 D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N
Port1	A4	LVDS1 D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N	GVI D1N	D1N D1N
	A5	LVDS1 D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P
	A5	LVDS1 D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P	GVI D0P	D0P D0P
	B5	LVDS1 D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N	GVI D0N	D0N D0N
	B6	LVDS1 D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P
Port1	B6	LVDS1 D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P	GVI D1P	D1P D1P
	B6	LVDS1 D3N	D3N D3N	GVI D3N	D3N D3N	GVI D3N	D3N D3N	GVI D3N	D3N D3N

Power-on Sequence:

$$3V3 \rightarrow 1V1$$


Rockchip Confidential

Rockchip Electronics Co., Ltd.





Rockchip Electronics Co., Ltd.

Project:	RK3576_AIOT_REF_SCH
----------	---------------------

File:	49.VI-HDMI20 RX to MIPI RX(Optional)
-------	--------------------------------------


Date:	Tuesday, June 04, 2024	Rev:	V1.1
-------	------------------------	------	------

MIPI LCM




Note:

Adjust the value of resistor according to used LCD.



Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	50.VO-LCM MIPI DPHY TX		
Date:	Thursday, May 30, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 39 of 65

Diff 100 Ohm $\pm 10\%$






MIPI_DPHY_DSI_TX_D0N
MIPI_DPHY_DSI_TX_D0P
MIPI_DPHY_DSI_TX_D1N
MIPI_DPHY_DSI_TX_D1P
MIPI_DPHY_DSI_TX_D2N
MIPI_DPHY_DSI_TX_D2P
MIPI_DPHY_DSI_TX_D3N
MIPI_DPHY_DSI_TX_D3P

MIPI_DPHY_DSI_TX_D0N
MIPI_DPHY_DSI_TX_D0P
MIPI_DPHY_DSI_TX_D1N
MIPI_DPHY_DSI_TX_D1P
MIPI_DPHY_DSI_TX_D2N
MIPI_DPHY_DSI_TX_D2P
MIPI_DPHY_DSI_TX_D3N
MIPI_DPHY_DSI_TX_D3P

LCD_PWREN_N
LCD_BL_PWM1_CH1_M0
LVDS_BL_N
I2C3_SCL_M0_Audio_LVDS
I2C3_SDA_M0_Audio_LVDS
GM_IRQ
GM_RESX_EN

[illegible]


1. GM8775C can use the MIPI clock as the reference clock. In this case, the 26M crystal oscillator can be removed, and this pin should be connected to the ground.
2. When using the master control's MIPI clock as the reference clock, it is necessary to be in continuous mode (i.e., the transmission process will not switch to the LP state). If there is a MIPI frequency spreading function, it should also be turned off.



Project:	RK3576_AIOT_REF_SCH				
File:	52.VO-MIPI to LVDS_GM8775C				
Date:	Thursday, May 30, 2024			Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:		Sheet:	40 of 65

VO-LCM_eDP

Option with 56.VO-HDMI TX




Note:

Signal	IO Level
LCD0 PWREN H	1.8V/3.3V
LCD0 BL PWM	3.3V
LCD0 RST L	3.3V

Note:

The pull-up/down resistor of AUX is not need above edp V1.2

If there is sufficient GPIO, GPIO can be used to control EDP_RESET_L



Note:



Adjust the value of resistor according to used LCD.

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH
File:	53.VO-LCM eDP TX
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.1
Sheet:	41 of 65



DP TX 4Lanes (Together with USB2_OTG0)

Option with 25.USB0-Type C Port



DP TX 2Lanes (Together with USB3_OTG0)

Option with 25.USB0-Type C Port



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH

File: 58.VO-DP TX


Date: Thursday, May 30, 2024

Designed by: Wesley Huang Reviewed by: Sheet: 42 of 65

HDMI 2.1 Support video output up to 4Kx2K@120Hz


Note:

Close to HDMI Connector




Note:

Close to HDMI Connector



Option:

When only supporting HDMI 2.0 mode, this simplified circuit can be used.



Note:


The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:


The controller only support AC coupled link.
In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.

Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.


HDMI TX DDC




HDMI TX ARC




HDMI TX HPD



HDMI TX CEC



Cj<=0.2pF



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH

File: 56.VO-HDMI TX

Date: Thursday, May 30, 2024



Designed by: Wesley Huang Reviewed by: Sheet: 43 of 65

Touch Panel connector

I2C0_SCL_M1_TP >>
I2C0_SDA_M1_TP << >>

TP_RST_L >>

TP_INT_L <<



Support touch to wake-up under sleep mode.
Please note that in this usage, the TP module
will increase the standby current.
If touch wake-up is not needed, you can move this
circuits to the power domain of VCC_3V3_S0






Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project:	RK3576_AIOT_REF_SCH		
File:	59.TP Connector_COF		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 44 of 65

SDIO WIFI/BT MODULE

Option with 63.WIFI6/BT-SDIO+UART_2T2R



Using RTL8189ETV/FTV modules,
please notice
WIFI REG ON is on pin12 or pin34,
choose
according to the actual condition.



Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.6V	Yes	Yes	No	Yes
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.6V	No	No	No	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	No















50 Ohm RF trace

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH
File:	60.WIFI/BT-SDIO+UART_1T1R(Opt)
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.1
Sheet:	45 of 65

SDIO WIFI/BT MODULE-2T2R

Option with 63.WIFI6/BT-SDIO+UART_2T2R




Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VDDIO	Option1	Option2	Option3	Option4
	a	b/g/n	ac	5GHz							
AP6398S	Yes	Yes	Yes	Yes	5.0	37.4MHz	1.8V/3.3V	Yes	Yes	Yes	No
RTL8822CS Module	Yes	Yes	Yes	Yes	5.0	/	1.8V/3.3V	No	No	No	Yes
UWE5621DS Module	Yes	Yes	Yes	Yes	5.1	/	1.8V/3.3V	No	No	No	Yes

Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	62.WIFI/BT-SDIO+UART_2T2R(Opt)		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	46	of	65

WIFI6/BT-SDIO+UART 2T2R




1.8V

1.8V

Signal	Default Voltage
BT_REG_ON_H	1.8V
WIFI_REG_ON_H	1.8V
BT_WAKE_HOST	1.8V
HOST_WAKE_BT_H	1.8V
WIFI_WAKE_HOST	1.8V

NOTE:
Adjust the load capacitor
according to the crystal spec.




OPTION	WIFI	BT	Crystals	VCCIO_SDIO	RF PORT	Pin Number
AP6275S	2.4/5GHz A/B/G/N/AC/AX	5.0	37.4MHz	1.8V	2 PORT pin 2,9	50
AP6275SR3	2.4/5GHz A/B/G/N/AC/AX	5.0	37.4MHz	1.8V	3 PORT pin 2,9,48	50
AP6276S	2.4/5GHz A/B/G/N/AC/AX	5.3	37.4MHz	1.8V	2 PORT pin 2,9	55
AP6276SR3	2.4/5GHz A/B/G/N/AC/AX	5.3	37.4MHz	1.8V	3 PORT pin 2,9,48	55

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	63.WIFI6/BT-SDIO+UART_2T2R		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	47	of	65

Option with 63.WIFI6/BT-SDIO+UART_2T2R and 81.PCIE-PCIE Slot_36P





NOTE:
The packaging of AP6276P is
compatible with AP6275P

VBAT: (3.1-3.8V) / 1.2A
VDDIO: (1.68-1.98V) / 300mA.


Designed by:	Wesley Huang	Reviewed by:		Sheet:	48 of 65
--------------	--------------	--------------	--	--------	----------

CODEC




The chip can adopt 1.8V power supply to reduce power consumption

Headphone Jack(4-pole with DET & MIC)



MIC




Rockchip Confidential

Rockchip Electronics Co., Ltd


Project:	RK3576_AIOT_REF_SCH		
File:	70.Audio-CODEC(ES8388)		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	52	of	65

Speaker Output

I2C3_SDA_M0_Audio_LVDS<<<>>>
I2C3_SCL_M0_Audio_LVDS<<<>>>
PDM1_CLK1_M1_Loopback<<<>>>
PDM1_SD11_M1_Loopback<<<>>>
AUD_LINEOUT_L<<<>>>
AUD_LINEOUT_R<<<>>>
SPK_CTL_H<<<>>>



Loopback for Dual Speakers





Audio-MIC Array (4xPDM-DMIC)

Option with 67.Ethernet-GEPHY_RGMII1


PDM1_CLK0_M0
PDM1_SDIO_M0
PDM1_SDIO_M0

I2C3_SCL_M0 Audio LVDS
I2C3_SDA_M0 Audio LVDS





Note:
The power supply voltage of the control signal needs to match the voltage of VCCIO_ACODEC



Equal spacing arrangement; according to mic algorithm



For 4MIC Array Applications





Rockchip Confidential


Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	77.Audio-MIC Array(Opt)		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	54	of	65

SPDIF_TX1_M1>>
SPDIF_RX1_M1<<


S/PDIF_TX



S/PDIF_RX




Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	79.Audio-S/PDIF TX & S/PDIF RX		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	55	of	65

PCIE x 1lanes (Slot is x1 compatible)

PCIE2.0 x1 Slot



(12V DC Power Supply is required)



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3576_AIOT_REF_SCH


File: 81.PCIE-PCIE Slot_36P

Date: Thursday, May 30, 2024 Rev: V1.1

Designed by: Wesley Huang Reviewed by: Sheet: 56 of 65

(12V DC Power Supply is required)



SMTS02046CTJ



Designed by:	Wesley Huang	Reviewed by:		Sheet:	57 of 65
--------------	--------------	--------------	--	--------	----------


SATA3.0 Option with 81.PCIE-PCIE Slot_36P

Diff 100 Ohm ±10%





SATA_POWER

The current is estimated according to the actual number of SATA
High power switching separate power supply is recommended for more than 2




Rockchip Confidential



		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	85.SATA3.0 Slot_7P(Opt)		
Date:	Thursday, May 30, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by: Default	Sheet: 58 of 65



KEY



MASKROM Key




Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	90.Key-PowerON/Reset/V+/V-/etc		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 59 of 65


IR Receiver



Gyroscope+G-sensor




Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3576_AIOT_REF_SCH		
File:	91.Sensors/IR Receiver		
Date:	Thursday, May 30, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 60 of 65


CAN

Option with 42.Flash-MicroSD Card


CAN0_TX_M0
CAN0_RX_M0
UART5_TX_M2
UART5_RX_M2
UART5_RTSN_M2
UART5_CTSN_M2



TXD:transmit data input,Pull-up internal
RXD:receiver data output



Note:
Termination resistor:
As the first or last node, ON
Otherwise, OFF



TCAN1044V:
Vio:Support 1.8V,2.5V,3.3V,5V
Receiver common mode input voltage:+/-12V;
Support of classical CAN and optimized CAN FD performance at 2,5,and 8 Mbps.
Temperature grade:-40 to 125


STB(Standby)
The STB pin is an input pin used for mode control of the transceiver.The STB pin can be supplied from either the system processor or from a static system voltage source,If normal mode is the only intended mode of operation then the STB pin can be tired directly to GND.

Table 5. Operating Modes


STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See section 8.3.3.1
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

UART RS485

Option with 42.Flash-MicroSD Card



Note:
Termination resistor:
As the last node, ON
Otherwise, OFF



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	93.UART/CAN Port(Optional)		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	61	of	65

Work_LED




Rockchip Confidential

<div><div>Rockchip</div><div>Rockchip Electronics Co., Ltd</div></div>			
Project:	RK3576_AIOT_REF_SCH		
File:	95.LED		
Date:	Thursday, May 30, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 62 of 65

SARADC_VIN2_HW_ID<<<


HW_ID



Config Table for SARADC_VIN2_HW_ID


Item	Rup	Rdown	ADC Value	VERSION
HW_ID1	NC	10K	0	HW_ID0
HW_ID2	10K	1.13K	416	RESERVE
HW_ID3	10K	2.49K	816	RESERVE
HW_ID4	10K	4.3K	1231	RESERVE
HW_ID5	10K	6.8K	1658	RESERVE
HW_ID6	10K	10K	2048	RESERVE
HW_ID7	10K	14.7K	2437	RESERVE
HW_ID8	10K	23.2K	2862	RESERVE
HW_ID9	10K	40.2K	3279	RESERVE
HW_ID10	10K	88.7K	3680	RESERVE
HW_ID11	10K	NC	4095	RESERVE

Rockchip Confidential


		Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH				
File:	96.HW_ID				
Date:	Thursday, May 30, 2024			Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:		Sheet:	63 of 65

UART0_RX_M0_DEBUG
UART0_TX_M0_DEBUG

Debug UART_M0




Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3576_AIOT_REF_SCH		
File:	98.Debug UART		
Date:	Thursday, May 30, 2024		Rev: V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 64 of 65


Heatsink



Mark



Hole



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd			
Project:	RK3576_AIOT_REF_SCH		
File:	99.Mark/Hole/Heatsink		
Date:	Thursday, May 30, 2024	Rev:	V1.1
Designed by:	Wesley Huang	Reviewed by:	Sheet: 65 of 65