

Schematics Only for RK3576 EVB1

RK_EVB1_RK3576_LP4XD200P132SD6_V12

Main Functions Introduction

- 1) PMIC: 1 x RK806S-5 + DiscretePower
- 2) RAM: 1 x LPDDR4X 32bit(Option 1 x LPDDR4 32bit)
- 3) ROM: 1 x eMMC5.1 + 1 x UFS2.0 (Option SPI Nand Falsh)
- 4) Support: 1 x Micro SD Card3.0
- 5) Support: 1 x USB TYPEC + 1 x USB3.2 Gen1x1 HOST1
- 6) Support: 1 x PCIe Slot (Option)
- 7) Support: 1 x 4Lanes MIPI DCPHY RX Camera(Need Ext Board)
- 8) Support: 2 x 4Lanes or 4 x 2Lanes MIPI DPHY RX Camera(Need Ext Board)
- 9) Support: 1 x 4Lanes MIPI DSI TX with Touch Connector
- 10) Support: 1 x HDMI2.1 TX (Up to 4Kx2K@120Hz)
- 11) Support: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
- 12) Support: 2 x 10/100/1000M Ethernet
- 13) Support: 1 x Headphone + 2 x SPK + 1 x Analog MIC
- 14) Support: 1 x Array MIC Connector(Ext PDM MicArray Board)
- 15) Support: 1 x IR Receiver
- 16) Support: 1 x G-Sensor
- 17) Support: Array Key(MENU,VOL+,VOL-,ESC)
- 18) Support: 7 x SARADC + 1 x SARADC only for boot
- 19) Support: 1 x Debug UART to USB connector and 1 x JTAG Connector
- 20) Support: 1 x CAN(Option)
- 21) Support: 3 x LED

Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.

If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.

Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	00.Cover Page
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.2
Sheet:	1 of 49

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence and Map
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB/DP Configure Map
Page 9	08.PCIe Comb PHY Configure Map
Page 10	10.RK3576-Power/GND
Page 11	11.RK3576-OSC/PLL/PMUIO/SARADC
Page 12	12.RK3576-DDR PHY
Page 13	13.RK3576-eMMC/UFS/SD
Page 14	14.RK3576-TypeC/USB
Page 15	15.RK3576-MIPI DSI/CSI
Page 16	16.RK3576-HDMI/eDP
Page 17	17.RK3576-PCIe/SATA/USB3
Page 18	18.RK3576-GPIO VCCIO2/3/6
Page 19	19.RK3576-GPIO VCCIO4/5
Page 20	20.Power-DC IN
Page 21	23.Power-PMIC RK806S-5
Page 22	24.Power-Ext Discrete/RTC IC
Page 23	25.USB/TypeC Port
Page 24	38.DRAM-LPDDR4X_1X32bit_200P
Page 25	40.Flash-eMMC
Page 26	41.Flash-UFS
Page 27	42.Flash-MicroSD Card
Page 28	43.Flash-SPI Flash(opt)
Page 29	46.VI-Camera_MIPI-DCPHY
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-LCM MIPI DPHY TX
Page 32	56.VO-HDMI TX
Page 33	64.WIFI6/BT-PCIe+UART_2T2R
Page 34	65.WIFI/BT-RK WIFI Connector
Page 35	67.Ethernet-GEPHY_RGMII0
Page 36	68.Ethernet-GEPHY_RGMII1
Page 37	70.Audio-CODEC(ES8388)
Page 38	74.Audio-SPK LoopBack
Page 39	77.Audio-MIC Array Interface
Page 40	80.PCIe-PCIe Clock Generator
Page 41	81.PCIe-PCIe Slot_1x1Lane_64P
Page 42	90.Key-PowerON/Reset/V+/V-/etc
Page 43	91.Sensors/IR Receiver
Page 44	93.UART/CAN Port
Page 45	95.LED
Page 46	96.HW_ID/BOM_ID
Page 47	97.Power Test
Page 48	98.Debug UART/JTAG
Page 49	99.Mark/Hole/Heatsink
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:

Component parameter description

1. NC stands for component not mounted temporarily
2. If Value or option is NC, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Description

Note

Option

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 01.Index and Notes

Date: Thursday, May 30, 2024 Rev: V1.2

Designed by: Wesley Huang Reviewed by: Sheet: 2 of 49


Revision History

Version	Date	By	Change Description	Approved
V0.1	2023-11-17	Wesley Huang	1: Draft version;	
V0.2	2023-11-27	Wesley Huang	<p>1. Ordinary GPIO can be used to implement the PCIE21_PERSTN_Mx function, so remove the PCIE21_PERSTN_Mx function name from IOMUX;</p> <p>2. Adjusting the usage of some GPIO;</p> <p>3. Replace the level conversion circuit;</p> <p>4. Renaming Pin names of RK3576 related to PCIE and SATA;</p> <p>5. PMIC PWR_CTRL control strategy adjustment: Modify the scheme to only require 2 PWR_CTRL control signals;</p> <p>6. Modification of filtering capacitors for DDR and analog PHY power supply: VDDQ_DDR_S0: C1202 changed to 1uF-0201, C1205 changed to 22uF; VDD_DDR_S0: Change C1202, C1209 and C1211 to 1uF, 10uF-0402, and 22uF; UFS: C1303 and C1306 changed to 1uF; MIPI DCPHY: C1505 changed to 1uF; MIPI CSI1/2: C1501 changed to 1uF; MIPI CSI3/3: C1508 changed to 1uF;</p> <p>7. Some detailed adjustments.</p>	
V1.0	2023-12-11	Wesley Huang	<p>1. Modify the circuit of peripheral devices, such as fans and IR.</p> <p>2. Modifying the timing of RK806S-5</p>	
V1.01	2024-03-21	Wesley Huang	<p>Modification of BOM:</p> <p>1. NPU: C1038 changed to 22uF-0603; add C1040-47uF-0805; C2318/C2319/C2323 change to NC; R2309 change to NC;</p> <p>2. GPU: C1031 changed to 22uF-0603; add C1039-22uF-0603; C2304/C2305/C2306 change to NC; R2303 change to NC;</p> <p>3. BOOT MODE CONFIG change to Config8: R1102 change to 43K; R1103 change to 100K;</p>	
V1.1	2024-04-15	Wesley Huang	<p>1. 8bit FSPI change to 4bit FSPI</p> <p>2. Some detailed adjustments.</p>	
V1.2	2024-05-30	Wesley Huang	<p>1. SARADC_AVDD1V8 pin of RK3576 is changed to use the PLDO2 power supply of RK806S-5; The timing of the PLDO2 power supply is changed from 3 to 5.</p> <p>2. The PCB package of RK3576 is modified to BGA698_16R1X17R2X1R08.</p> <p>3. EN control signal of VCC1V2_UFS_VCCQ_S0' DCDC is changed.</p> <p>3. Some detailed adjustments.</p>	

Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	02.Revision History
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	3 of 49


RK3576 Ref Block Diagram(Typical Application Case)



Rockchip Confidential


Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4X200P132SD6
File:	03_Block Diagram
Date:	Thursday, May 30, 2024
Rev.:	V1.2
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	4 of 49

Power Tree



Note:


The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic. If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO



Notes

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V	DVFS	TBD
	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_NLDO1	0.3A	VDDA_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V	DVFS	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETn								
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUI00	Pin 2K11	1.8V Only	PMUI00_VCC1V8	VCC_1V8	1.8V
PMUI01	Pin 1U20	1.8V or 3.3V	PMUI01_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6




File: 05.Power Sequence and Map

Date: Thursday, May 30, 2024

Designed by: Wesley Huang

Reviewed by:

Sheet: 6 of 49



Note:




Unselected IOmux path
IOmux path in use


At the same time, only one path can be selected.

MULTI_PHY Path Map

USBDP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1--
PCIe1/SATA1/USB3.2 GEN1X1 OTG1



Note:
USB2 PHY1 can only be used when
PCIe1/SATA1 is not in use!!!


USB OTG0/DP Application

CASE0: TYPEC with DP




TYPEC with DP

CASE1: USB2 OTG0 + DP 4Lane(Swap OFF)




USB2

CASE2: USB2 OTG0 + DP 4Lane (Swap ON)



USB2


CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap OFF)



Lane0
Lane1

2Lanes Device

CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap ON)




2Lanes Device

Note:
DP Lane swap enable
0:Lane0/1/2/3 TxData mapping to Lane0/1/2/3_TXD/P/N
1:Lane0/1/2/3 TxData mapping to Lane2/3/0/1_TXD/P/N


USB OTG1 Application

CASE0: USB3.2 GEN1X1 OTG1




USB3.2 GEN1X1 OTG1

CASE1: USB2 OTG1



USB2 OTG1


CASE2: Do not support USB




PCIE1 or SATA1

USB2 PHY1


PCIe Combo PHY0--PCIe0/SATA0




CASE0: PCIe x 1Lane



CASE1: SATA




CASE0: PCIe x 1Lane




CASE1: SATA



CASE2: USB3.2 GEN1X1 OTG1




PCIe Combo PHY1--PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	08.PCIe Combo PHY Configure Map
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev.:	V1.2
Sheet:	9 of 49

RK3576 S (Power)





RK3576 T/U/V (GND)




Rockchip Confidential


Rockchip Electronics Co., Ltd.

Project:	RK_EVB_1_RK3576_LP4XD200P132SD6		
File:	10.RK3576-Power/GND		
Date:	Thursday, May 30, 2024	Rev.	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 10 of 49







RK3576 B
(UFS2.0)



RK3576 C
(VCCIO $\overline{0}$)




RK3576_D
(VCCIO $\overline{1}$)




Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package.


RK3576 L (USB3/DP)



RK3576 M (USB2)




RK3576_O(MIPI DCPHY)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P(MIPI DPHY CSI RX)



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 15.RK3576-MIPI DSICSI

Date: Thursday, May 30, 2024 **Rev.** V1.2


Designed by: Wesley Huang **Reviewed by:** **Sheet:** 15 of 49

RK3576_Q (HDMI/eDP)

Note:

HDMI 2.1 supports up to 4Kx2K@120Hz

U1000Q




Note:

- Caps of between dashed red lines and U1000 should be placed under the U1000 package.
- Other caps should be placed close to the U1000 package


Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	16.RK3576-HDMI/eDP
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	16 of 49


RK3576_N (PCIe/SATA/USB3)



PCIe Port0



PCIe Port1



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd



Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 17.RK3576-PCIe/SATA/USB3



Date: Thursday, May 30, 2024 Rev: V1.2

Designed by: Wesley Huang Reviewed by: Sheet: 17 of 49




RK3576_F (VCCIO2)



RK3576_G (VCCIO3)



RK3576_J (VCCIO6)



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6


File: 18.RK3576-GPIO VCCIO2/3/6

Date: Thursday, May 30, 2024







Designed by: Wesley Huang Reviewed by:

Sheet: 18 of 49


RK3576_H (VCCIO4)




VCCIO4




12V/3A DCIN



VCC5V0_SYS




VCC5V0_DEVICE




Rockchip Confidential

Rockchip		Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6	
File:	20.Power-DC IN	
Date:	Thursday, May 30, 2024	Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:
Sheet:	20 of 49	




PMIC RK806S-5 Management


Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to





PMIC RK806S-5 LD




Note:
The RK806 LDO power distribution in the reference schematics is only suitable for the RK806 LDO interface used in the reference schematics.
If other LDO interface functions needs to be added to the reference schematics, the RK806 LDO interface functions needs to be evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.






USB POWER



USB3 HOST1



Rockchip Confidential

Beckhoff Electronics Co., Ltd.

Project ID: PK-EWPA-PM0070-A-DIVD20201000000




File: 05_HSBT_w16.Rpt

Date: Thursday, May 30, 2024 Rev: V1.2

Designed by: Wesley Huang Reviewed by: _____ Sheet: 23 of 49




Digitized by srujanika@gmail.com

LPDDR4/4X




Rockchip Confidential
Rockchip Electronics Co., Ltd
Project: RK_EVB1_RK3576_LP4XD200P132SD6
File: 38DRAM-LPDDR4X_1X32bit_200P
Date: Thursday, May 30, 2024
Designed by: Wesley Huang
Reviewed by:
Sheet: 24 of 49

eMMC FLASH





Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	40.Flash-eMMC
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	25 of 49



TF CARD



Note:
SDMMC_DET_L:
SDCARD PLUG: Pull-down to GND
SDCARD UNPLUG: Pull-up to PMUIO0_VCC1V8.


Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	42.Flash-MicroSD Card
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	27 of 49

SPI NOR OR NAND Flash


E
E
E
E
E

FSPI_D0
FSPI_D1
FSPI_D2
FSPI_D3
FSPI_CSNO
FSPI_CLKOUT




Rockchip Confidential


Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	43.Flash-SPI Flash(opt)
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	28 of 49






Rockchip Confidential






	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	46.VI-Camera_MIPI-DCPHY
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	29 of 49



MIPI-CSI1/2_RX



MIPI-CSI3/4_RX



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 47.VI-Camera_MIPI-CSI

Date: Thursday, May 30, 2024

Designed by: Wesley Huang

Reviewed by:

Sheet: 30 of 49

Rev: V1.2

1

5

4

3

2

1

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

AA

AB

AC

AD

AE

AF

AG

AH

AI

AJ

AK

AL

AM

AN

AO

AP

AQ

AR

AS

AT

AU

AV

AW

AX

AY

AZ

BA

BB

BC

BD

BE

BF

BG

BH

BI

BJ

BK

BL

BM

BN

BO

BP

BR

BS

BT

BU

BV

BW

BX

BY

BZ

CA

CB

CC

CD

CE

CF

CG

CH

CI

CI

CO

CP

CR

CS

CT

CU

CV

CW

CX

CY

CZ

DA

DB

DC

DE

DF

DG

DH

DI

DO

DP

DR

DS

DT

DU

DV

DW

DX

DY

DZ

EA

EB

EC

ED

EF

EG

EH

EI

EO

EP

ER

ES

ET

EU

EV

EW

EX

EY

EZ

FA

FB

FC

FD

FG

FH

FI

FO

FP

FR

FS

FT

FU

EV

EW

EX

EY

EZ

FA

FB

FC

FD

FG

FH

FI

FO

FP

FR

FS

FT

FU

EV

EW

EX

EY

EZ

FA

FB

FC

FD

FG

FH

FI

FO

FP

FR

FS

FT

FU

EV

EW

EX

EY

EZ

FA

FB

FC

FD

FG

FH

FI

FO

FP

FR

FS

FT

FU

EV

EW

EX


EY

EZ

FA

FB




<p



Single-MIPI LCM

Note :

Signal	IO Level
I2C SCL TP	3.3V
I2C SDA TP	3.3V
TP INT L	3.3V
TP_RST_L	1080P:3.3V 720P:1.8V
LCD BL PWM	3.3V
LCD PWREN_H	1.8V/3.3V
LCD RST_L	1.8V
WIFI TE	1.8V
SARADC VIN7 LCD ID	1.8V



FPC Pin List

Pin1 :GND
Pin2 :DON
Pin3 :DOP
Pin4 :GND
Pin5 :DIN
Pin6 :DIP
Pin7 :GND
Pin8 :CLKN/AUXN
Pin9 :CLKP/AUXP
Pin10:GND
Pin11:D2N
Pin12:D2P
Pin13:GND
Pin14:D3N
Pin15:D3P
Pin16:GND
Pin17:LCD_PWM_BL
Pin18:LCD_TE
Pin19:VCC3V3_LCD
Pin20:LCD_RST
Pin21:LCD_ID
Pin22:LCD_PWREN
Pin23:TF_I2C_SCL
Pin24:TF_I2C_SDA
Pin25:TF_INT
Pin26:TF_RST
Pin27:GND
Pin28:5V0
Pin29:5V0
Pin30:5V0




Rockchip Confidential



Becklin Electronics Co., Ltd.

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	50.VO-LCM MIPI DPHY TX		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 31 of 49

HDMI 2.1 Support video output up to 4Kx2K@120Hz



HDMI TX ARC

HDMI TX SBDP C5608 [2 1uF X5R] C0402 HDMI TX SBDP
HDMI TX SDN C5609 [2 1uF X5R] C0402 HDMI TX HPDIN/HDMITX SDN

HDMI TX DDC

HDMI TX HPD

VCCI06
HDMI TX SCL PORT
HDMI TX SDA PORT
HDMI TX CEC PORT


HDMI TX HPDIN MO
3.3V IO
2.4-5.3V

HDMI TX SCL PORT
HDMI TX SDA PORT
HDMI TX CEC PORT

HDMI TX CEC

VCCI06 VCC5V0_HDMI
HDMI TX CEC MO R5623 100R R0402 HDMI TX CEC PORT

Cj <= 0.2pF



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 56.VO-HDMI.TX


Date: Thursday, May 30, 2024

Designed by: Wesley Huang

Reviewed by:

Sheet: 32 of 49

PCIe WIFI6/BT Module-2T2R





Rockchip Confidential

Rockchip Electronics Co., Ltd

Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	64.WIFI6/BT-Pcie+UART_2T2R		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 33 of 49

WIFI/BT-Ext Board


For test



Signal	Default Voltage
PCIE_PERSTn	3.3V
PCIE_WAKEn	3.3V
PCIE_CLKREQn	3.3V
BT_REG_ON_H	1.8V
WIFI_REG_ON_H	1.8V
BT_WAKE_HOST	1.8V
HOST_WAKE_BT_H	1.8V
WIFI_WAKE_HOST	1.8V

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	65.WIFI/BT-RK WIFI Connector		
Date:	Thursday, May 30, 2024		Rev:
Designed by:	Wesley Huang	Reviewed by:	V1.2
Sheet:	34 of 49		

RGMII0 M0




RK SOC clock
mode recommended

K3576 model, mode


Sigma-BHY clock mode selected

lock ode	Option1	Option2	Option3
ode1	No	Yes	No
ode2	Yes	No	No
ode3	Yes	No	Yes



Class to RDX

PHYO	RXD0/TXSDLY	R6740	22R R0402	GMAC0 RXD0 M0
	RXD1/TXSDLY	R6741	22R R0402	GMAC0 RXD1 M0
	RXD2/FLOSSF	R6742	22R R0402	GMAC0 RXD2 M0
	RXD3/FTHAD0	R6743	22R R0402	GMAC0 RXD3 M0
HY	PHYO RXCLK/RPHYAD1	R6744	22R R0402	GMAC0 RXCILK MC6722_1 [2 NC] C6402
	PHYO RXDV/RPHYAD2	R6745	22R R0402	GMAC0 RXCTL M0



YB5TB is 3.3V TO




Rockchip Confidential

 Rockchip Electronics Co., Ltd.

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	6.Ethernet-GEPHY_RGMII0		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 35 of 49


RGMII1_M0



RK SOC clock mode recommended










RK3576 model1, mode2

Giga PHY clock mode selected			
Clock mode	Option1	Option2	Option3
model	No	Yes	No
mode2	Yes	No	No
mode3	Yes	No	Yes



Close to PHY

PHY1_RXD0/RXDLY	R6840	22R	R0402	GMAC1_RXD0_M0
PHY1_RXD1/TXDLY	R6841	22R	R0402	GMAC1_RXD1_M0
PHY1_RXD2/PLOFF	R6842	22R	R0402	GMAC1_RXD2_M0
PHY1_RXD3/PHYAD0	R6843	22R	R0402	GMAC1_RXD3_M0
PHY1_RXCLK/PHYAD1	R6844	22R	R0402	GMAC1_RXCLK_M0
PHY1_RXDV/PHYAD2	R6845	22R	R0402	GMAC1_RXCTL_M0



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 68.Ethernet-GEPHY_RGMII1


Date: Thursday, May 30, 2024

Designed by: Wesley Huang

Reviewed by:


Sheet: 36 of 49

CODEC




The chip can adopt 1.8V power supply to reduce power consumption

Headphone Jack (4-pole with DET & MIC)



MIC



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 70.Audio-CODEC(ES8388)

Date: Thursday, May 30, 2024


Designed by: Wesley Huang

Reviewed by:


Sheet: V1.2

37 of 49

Speaker Output



Loopback for Dual Speakers



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 74-Audio-SPK LoopBack

Date: Thursday, May 30, 2024 Rev. V1.2

Designed by: Wesley Huang Reviewed by: Sheet: 38 of 49

PDM1_CLK0_M1
PDM1_CLK1_M1


PDM1_SDIO_M1
PDM1_SD11_M1
PDM1_SD12_M1
PDM1_SD13_M1

I2C3_SCL_M0_Audio
I2C3_SDA_M0_Audio

Audio-MicArray (8xPDM-DMIC)



For test

I2C3_SDA_M0_Audio R7700 22R R0402 AUD_I2C_SDA
I2C3_SCL_M0_Audio R7701 22R R0402 AUD_I2C_SCL



PCIe Clock Generator

For test



If board target trace impedance is 50ohm then $R = 475\text{ohm}$ providing an IREF of 2.32 mA. The output current (IOH) is $6 * \text{IREF}$. $\text{Vih} = 6 \times 2.32 \times 50 = 696\text{mV}$


Rockchip Confidential

 Rockchip Electronics Co., Ltd


Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	80.PCle-PCle Clock Generator		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 40 of 49

PCIe x 1Lanes (Slot is x4 compatible)

Option USB3 HOST1



(12V DC Power Supply is required)



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 81.PCIe-PCIe Slot_1x1Lane_64P

Date: Thursday, May 30, 2024 Rev. V1.2


Designed by: Wesley Huang Reviewed by:

Sheet: 41 of 49

SARADC_VIN1_KEY/RECOVERY
RESET_L
PWRON_L


SARADC_VIN0_BOOT

KEY




Note:
Please reserve this circuit
if the RECOVERY_Key is not kept

MASKROM Key



Note:
Please reserve this circuit
if the MASKROM_Key is not kept

Note:
If SARADC_VIN0_BOOT=0V after power-on reset,
then system will enter into MASKROM mode.




Rockchip Confidential


Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	90.Key-PowerON/Reset/V+/V-/etc
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	42 of 49

PWM0_CH0_M0_IR<<
 I2C7_SCL_M1_Sensor>>
 I2C7_SDA_M1_Sensor>>
 GSENSOR_INT_I<<

IR Receiver




Gyroscope+G-sensor



Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	91.Sensors/IR Receiver
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	43 of 49



TCAN1044V:
Vio:Support 1.8V,2.5V,3.3V,5V
Receiver common mode input
voltage:+/-12V;
Support of classical CAN and optimized
CAN FD performance at 2.5, and 8 Mbps.
Temperature grade:-40 to 125


STB(Standby)
The STB pin is an input pin used for mode control of the transceiver. The STB pin can be supplied from either the system processor or from a static system voltage source. In normal mode is the only intended mode of operation than the STB pin can be tied directly to GND.

Table 5. Operating Modes

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WU is received See section 8.3.3.1
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

UART/I2C

Functions only supported when there is no MicroSD card function




Rockchip Confidential

Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	93.UART/CAN Port		
Date:	Thursday, May 30, 2024	Rev.:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 44 of 49


PWM1_CH0_M0_LED

Work_LED




Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	95.LED
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	45 of 49



Power-test

For test




Rockchip Confidential

Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	97.Power Test		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 47 of 49

Debug UART_M0



UART0_RX_M0_DEBUG
UART0_TX_M0_DEBUG
JTAG_TCK_M0
JTAG_TMS_M0

Option1




Option2

It is recommended to reserve this circuit for debug of actual products



JTAG_4pin_SWD





Rockchip Confidential


Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	98.Debug UART/JTAG		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	48 of 49		

PWM2_CH5_M1_FAN>>


FAN




Socket



Hole




Heatsink



Mark



GND GATE



Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_EVB1_RK3576_LP4XD200P132SD6
File:	99.Mark/Hole/Heatsink
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Sheet:	49 of 49