

Schematics Only for RK3576 EVB1

RK_EVB1_RK3576_LP4XD200P132SD6_V12

Main Functions Introduction

- 1) PMIC: 1 x RK806S-5 + DiscretePower
- 2) RAM: 1 x LPDDR4X 32bit(Option 1 x LPDDR4 32bit)
- 3) ROM: 1 x eMMC5.1 + 1 x UFS2.0 (Option SPI Nand Falsh)
- 4) Support: 1 x Micro SD Card3.0
- 5) Support: 1 x USB TYPEC + 1 x USB3.2 Gen1x1 HOST1
- 6) Support: 1 x PCIe Slot (Option)
- 7) Support: 1 x 4Lanes MIPI DCPHY RX Camera(Need Ext Board)
- 8) Support: 2 x 4Lanes or 4 x 2Lanes MIPI DPHY RX Camera(Need Ext Board)
- 9) Support: 1 x 4Lanes MIPI DSI TX with Touch Connector
- 10) Support: 1 x HDMI2.1 TX (Up to 4Kx2K@120Hz)
- 11) Support: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6 + UART/PCM BT
- 12) Support: 2 x 10/100/1000M Ethernet
- 13) Support: 1 x Headphone + 2 x SPK + 1 x Analog MIC
- 14) Support: 1 x Array MIC Connector(Ext PDM MicArray Board)
- 15) Support: 1 x IR Receiver
- 16) Support: 1 x G-Sensor
- 17) Support: Array Key(MENU,VOL+,VOL-,ESC)
- 18) Support: 7 x SARADC + 1 x SARADC only for boot
- 19) Support: 1 x Debug UART to USB connector and 1 x JTAG Connector
- 20) Support: 1 x CAN(Optional)
- 21) Support: 3 x LED

Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.
If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Rockchip Confidential


 Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	00.Cover Page		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 1 of 49

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence and Map
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB/DP Configure Map
Page 9	08.PCIe Comb PHY Configure Map
Page 10	10.RK3576-Power/GND
Page 11	11.RK3576-OSC/PLL/PMUIO/SARADC
Page 12	12.RK3576-DDR PHY
Page 13	13.RK3576-eMMC/UFS/SD
Page 14	14.RK3576-TypeC/USB
Page 15	15.RK3576-MIPI DSI/CSI
Page 16	16.RK3576-HDMI/eDP
Page 17	17.RK3576-PCIe/SATA/USB3
Page 18	18.RK3576-GPIO VCCIO2/3/6
Page 19	19.RK3576-GPIO VCCIO4/5
Page 20	20.Power-DC IN
Page 21	23.Power-PMIC RK806S-5
Page 22	24.Power-Ext Discrete/RTC IC
Page 23	25.USB/TypeC Port
Page 24	38.DRAM-LPDDR4X_1X32bit_200P
Page 25	40.Flash-eMMC
Page 26	41.Flash-UFS
Page 27	42.Flash-MicroSD Card
Page 28	43.Flash-SPI Flash(opt)
Page 29	46.VI-Camera_MIPI-DCPHY
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-LCM MIPI DPHY TX
Page 32	56.VO-HDMI TX
Page 33	64.WIFI6/BT-PCIe+UART_2T2R
Page 34	65.WIFI/BT-RK WIFI Connector
Page 35	67.Ethernet-GEPHY_RGMII0
Page 36	68.Ethernet-GEPHY_RGMII1
Page 37	70.Audio-CODEC(ES8388)
Page 38	74.Audio-SPK LoopBack
Page 39	77.Audio-MIC Array Interface
Page 40	80.PCIe-PCIe Clock Generator
Page 41	81.PCIe-PCIe Slot_1x1Lane_64P
Page 42	90.Key-PowerON/Reset/V+/V-/etc
Page 43	91.Sensors/IR Receiver
Page 44	93.UART/CAN Port
Page 45	95.LED
Page 46	96.HW_ID/BOM_ID
Page 47	97.Power Test
Page 48	98.Debug UART/JTAG
Page 49	99.Mark/Hole/Heatsink
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

- NOTE 1:
Component parameter description
1. NC stands for component not mounted temporarily
2. If Value or option is NC, which means the area is reserved without being mounted
- NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	01.Index and Notes		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 2 of 49

Revision History


Version	Date	By	Change Dscription	Approved
V0.1	2023-11-17	Wesley Huang	1: Draft version;	
V0.2	2023-11-27	Wesley Huang	1. Ordinary GPIO can be used to implement the PCIE21_PERSTN_Mx function, so remove the PCIE21_PERSTN_Mx function name from IOMUX; 2. Adjusting the usage of some GPIO; 3. Replace the level conversion circuit; 4. Renaming Pin names of RK3576 related to PCIE and SATA; 5. PMIC PWR CTRL control strategy adjustment: Modify the scheme to only require 2 PWR_CTRL control signals; 6. Modification of filtering capacitors for DDR and analog PHY power supply: VDDQ_DDR_S0: C1202 changed to 1uF-0201, C1205 changed to 22uF; VDD_DDR_S0: Change C1202, C1209 and C1211 to 1uF, 10uF-0402, and 22uF; UFS: C1303 and C1306 changed to 1uF; MIPI DCPHY: C1505 changed to 1uF; MIPI CSI1/2: C1501 changed to 1uF; MIPI CSI3/3: C1508 changed to 1uF; 7. Some detailed adjustments.	
V1.0	2023-12-11	Wesley Huang	1. Modify the circuit of peripheral devices, such as fans and IR. 2. Modifying the timing of RK806S-5	
V1.01	2024-03-21	Wesley Huang	Modification of BOM: 1. NPU: C1038 changed to 22uF-0603; add C1040-47uF-0805; C2318/C2319/C2323 change to NC; R2309 change to NC; 2. GPU: C1031 changed to 22uF-0603; add C1039-22uF-0603; C2304/C2305/C2306 change to NC; R2303 change to NC; 3. BOOT MODE CONFIG change to Config8: R1102 change to 43K; R1103 change to 100K;	
V1.1	2024-04-15	Wesley Huang	1. 8bit FSPI change to 4bit FSPI 2. Some detailed adjustments.	
V1.2	2024-05-30	Wesley Huang	1. SARADC_AVDD1V8 pin of RK3576 is changed to use the PLDO2 power supply of RK806S-5; The timing of the PLDO2 power supply is changed from 3 to 5. 2. The PCB package of RK3576 is modified to BGA698_16R1X17R2X1R08. 3. EN control signal of VCC1V2_UFS_VCCQ_S0' DCDC is changed. 3. Some detailed adjustments.	

Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	02.Revision History		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 3 of 49

RK3576 Ref Block Diagram(Typical Application Case)


Rockchip IC Other IC



Power Tree



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0 VDD_LOGIC_MEM_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VCC_1V8_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals.
It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V


Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	05.Power Sequence and Map		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	6 of 49


I2C MAP

RK3576




UART MAP

RK3576



Audio MAP

RK3576



Note:



Unselected IOMUX path


IOMUX path in use

At the same time, only one path can be selected.


Rockchip Confidential

MULTI_PHY Path Map

USBDP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1-- PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Note:
USB2 PHY1 can only be used when
PCIe1/SATA1 is not in use!!!

USB OTG0/DP Application


CASE0: TYPEC with DP




CASE1: USB2 OTG0 + DP 4Lane (Swap OFF)




CASE2: USB2 OTG0 + DP 4Lane (Swap ON)



CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap OFF)




CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane (Swap ON)




Note:
DP Lane swap enable
0: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N

USB OTG1 Application


CASE0: USB3.2 GEN1X1 OTG1



CASE1: USB2 OTG1




CASE2: Do not support USB




Rockchip Confidential


PCIE Combo PHY0--PCIE0/SATA0




CASE0: PCIE x 1Lane




CASE1: SATA




PCIE Combo PHY1--PCIE1/SATA1/USB3.2 GEN1X1 OTG1




CASE0: PCIE x 1Lane



CASE1: SATA



CASE2: USB3.2 GEN1X1 OTG1



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 08.PCIE Combo PHY Configure Map


Date: Thursday, May 30, 2024 Rev: V1.2

Designed by: Wesley Huang Reviewed by: Sheet: 9 of 49


RK3576_S (Power)



RK3576_T/U/V (GND)



Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	10.RK3576-Power/GND		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	10 of 40

1

D




A




3

2




Designed by:	Wesley Huang	Reviewed by:		Sheet:	12 of 49
--------------	--------------	--------------	--	--------	----------

[illegible]

VCCIO0 Domain												
Operating Voltage=1.8V												
--	--	I2C2_SCL M1	UART7_RTSN M1	--	--	--	SAIO_SCLLK M2	FSPIO_D0	EMMC_D0	GPIO1_A0 u		
--	--	I2C2_SDA M1	UART7_CTSN M1	--	--	--	SAIO_LACK M2	FSPIO_D1	EMMC_D1	GPIO1_A1 u		
--	--	UART7_TX M2	UART7_RX M1	FSPIO_CS0 M1	SAIO_SDIO M2	SAIO_SDIO M2	FSPIO_D2	EMMC_D2	GPIO1_A2 u			
--	--	UART7_CS0 M2	UART7_RX M1	FSPIO_CS1 M1	SAIO_SDIO M2	SAIO_SDIO M2	FSPIO_D3	EMMC_D3	GPIO1_A3 u			
--	--	SPIO_CS0 M2	--	SAIO_MCLK M2	SAIO_MCLK M2	--	--	EMMC_D4	GPIO1_A4 u			
--	--	I2C9_SCL M0	SPIO_CS0 M2	FSPIO_CS1 M1	SAIO_SCLLK M2	--	--	EMMC_D5	GPIO1_A5 u			
--	--	I2C9_SDA M0	SPIO_MISO M2	FSPIO_CS1 M1	SAIO_LACK M2	--	--	EMMC_D6	GPIO1_A6 u			
--	--	SPIO_CLK M2	--	SAIO_SDIO M2	SAIO_SDIO M2	--	--	EMMC_D7	GPIO1_A7 u			
--	--	I2C7_SCL M0	UART6_TX M2	--	--	FSPIO_CS0 M1	FSPIO_RSTN	EMMC_CMD	GPIO1_B0 u			
PM2_CAV M1	--	--	FSPIO_CS1 M1	SAIO_SDIO M2	SAIO_SDIO M2	FSPIO_CLK	EMMC_CLK	GPIO1_B1 u				
--	--	SPIO_CS0 M2	FSPIO_CS1 M1	SAIO_SDIO M2	--	--	EMMC_STB	GPIO1_B2 u				
PM2_CH1 M0	MPY_TE M3	I2C7_SDA M0	UART6_RX M2	--	--	FSPIO_CS0 M1	EMMC_RSTN	GPIO1_B3 u				

VCCIO0_VCCV18

RK3576
 BGA698_16R1X17R2X1R08



VCCIO1 Domain
Operating Voltage=1.8V/3.3V

Pin Connections:

Pin	Signal	Component
B24	SDMMC0 D0/CAN0 RX M0	R1356
B25	SDMMC0 D1/CAN0 TX M0	R1357
A23	SDMMC0 D2/JTAG TCK M0	R1358
B23	SDMMC0 D3/JTAG TMS M0	R1359
IA21	SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0	R1362
IB21	SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0	R1363

Power Management:

- VCC3V3_FU0B30**: Connected to VCC3V3_S0 and VCC3V3_FU0B30.
- VCC3V3_FU0B30**: Connected to VCC3V3_S0 and VCC3V3_FU0B30.
- VCC3V3_FU0B30**: Connected to VCC3V3_S0 and VCC3V3_FU0B30.

Other Components:

- U1300**: FSUSB30M0X, MSOP10_3R00X3R00X1R10.
- U1302**: FSUSB30M0X, MSOP10_3R00X3R00X1R10.
- U1301**: FSUSB30M0X, MSOP10_3R00X3R00X1R10.

Notes:

- Option: For test
- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Capacitors:

- C1309: 100nF
- C1312: 100nF
- C1313: 100nF
- C1314: 100nF

Resistors:

- R1355: 0.1R
- R1356: 0.1R
- R1357: 0.1R
- R1358: 0.1R
- R1359: 0.1R
- R1362: 0.1R
- R1363: 0.1R

Other:

- VCC3V3_S0
- VCC3V3_FU0B30
- VCC3V3_FU0B30
- VCC3V3_FU0B30

Legend:

- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Notes:

- Option: For test
- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Capacitors:

- C1309: 100nF
- C1312: 100nF
- C1313: 100nF
- C1314: 100nF

Resistors:

- R1355: 0.1R
- R1356: 0.1R
- R1357: 0.1R
- R1358: 0.1R
- R1359: 0.1R
- R1362: 0.1R
- R1363: 0.1R

Other:

- VCC3V3_S0
- VCC3V3_FU0B30
- VCC3V3_FU0B30
- VCC3V3_FU0B30

Legend:

- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Notes:

- Option: For test
- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Capacitors:

- C1309: 100nF
- C1312: 100nF
- C1313: 100nF
- C1314: 100nF

Resistors:

- R1355: 0.1R
- R1356: 0.1R
- R1357: 0.1R
- R1358: 0.1R
- R1359: 0.1R
- R1362: 0.1R
- R1363: 0.1R

Other:

- VCC3V3_S0
- VCC3V3_FU0B30
- VCC3V3_FU0B30
- VCC3V3_FU0B30

Legend:

- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Notes:

- Option: For test
- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Capacitors:

- C1309: 100nF
- C1312: 100nF
- C1313: 100nF
- C1314: 100nF

Resistors:

- R1355: 0.1R
- R1356: 0.1R
- R1357: 0.1R
- R1358: 0.1R
- R1359: 0.1R
- R1362: 0.1R
- R1363: 0.1R

Other:

- VCC3V3_S0
- VCC3V3_FU0B30
- VCC3V3_FU0B30
- VCC3V3_FU0B30

Legend:

- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Notes:

- Option: For test
- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Capacitors:

- C1309: 100nF
- C1312: 100nF
- C1313: 100nF
- C1314: 100nF

Resistors:

- R1355: 0.1R
- R1356: 0.1R
- R1357: 0.1R
- R1358: 0.1R
- R1359: 0.1R
- R1362: 0.1R
- R1363: 0.1R

Other:

- VCC3V3_S0
- VCC3V3_FU0B30
- VCC3V3_FU0B30
- VCC3V3_FU0B30

Legend:

- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Notes:

- Option: For test
- SDMMC0 DET L
- SDMMC0 D0/CAN0 RX M0
- SDMMC0 D1/CAN0 TX M0
- SDMMC0 D2/JTAG TCK M0
- SDMMC0 D3/JTAG TMS M0
- SDMMC0 CMD/UART5 RX M2/I2C5 SDA M0
- SDMMC0 CLK/UART5 TX M2/I2C5_SCL M0

Capacitors:

- C1309: 100nF
- C1312: 100nF
- C1313: 100nF
- C1314: 100nF

Resistors:


- R1355: 0.1R
- R1356: 0.1R
- R1357: 0.1R
- R1358: 0.1R
- R1359: 0.1R
- R1362: 0.1R
- R1363: 0.1R

Other:


- VCC3V3_S0
- VCC3V3_FU0B30
- VCC3V3_FU0B

Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3576_L (USB3/DP)



Support:
Type-C With Displayport Alternate Mode



RK3576_M (USB2)



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	14.RK3576-TypeC/USB		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	14 of 49		

RK3576_O (MIPI DCPHY)

U10000

MIPI DCPHY DSI TX


D-PHY:V2.0 2.5Gbps/Lane
C-PHY:V1.1 1.7Gsp/s/trio

MIPI_DPHY_DSI_TX_D0N	MIPI_CPHY_DSI_TX_TRIO0_A	AK15	MIPI_DPHY_DSI_TX_D0N
MIPI_DPHY_DSI_TX_D0P	MIPI_CPHY_DSI_TX_TRIO0_B	AL15	MIPI_DPHY_DSI_TX_D0P
MIPI_DPHY_DSI_TX_D1N	MIPI_CPHY_DSI_TX_TRIO0_C	AK16	MIPI_DPHY_DSI_TX_D1N
MIPI_DPHY_DSI_TX_D1P	MIPI_CPHY_DSI_TX_TRIO1_A	AL16	MIPI_DPHY_DSI_TX_D1P
MIPI_DPHY_DSI_TX_CLKN	MIPI_CPHY_DSI_TX_TRIO1_B	AK17	MIPI_DPHY_DSI_TX_CLKN
MIPI_DPHY_DSI_TX_CLKP	MIPI_CPHY_DSI_TX_TRIO1_C	AL17	MIPI_DPHY_DSI_TX_CLKP
MIPI_DPHY_DSI_TX_D2N	MIPI_CPHY_DSI_TX_TRIO2_A	AK18	MIPI_DPHY_DSI_TX_D2N
MIPI_DPHY_DSI_TX_D2P	MIPI_CPHY_DSI_TX_TRIO2_B	AL18	MIPI_DPHY_DSI_TX_D2P
MIPI_DPHY_DSI_TX_D3N	MIPI_CPHY_DSI_TX_TRIO2_C	AK19	MIPI_DPHY_DSI_TX_D3N
MIPI_DPHY_DSI_TX_D3P	NO_USE	AL19	MIPI_DPHY_DSI_TX_D3P

MIPI DCPHY CSI RX

D-PHY:V2.0 4.5Gbps/Lane
C-PHY:V1.1 2.5Gsp/s/trio

MIPI_DPHY_CSI0_RX_D0N	MIPI_CPHY_CSI_RX_TRIO0_A	AL20	MIPI_DPHY_CSI0_RX_D0N/MIPI_CPHY_CSI_RX_TRIO0_A
MIPI_DPHY_CSI0_RX_D0P	MIPI_CPHY_CSI_RX_TRIO0_B	AK20	MIPI_DPHY_CSI0_RX_D0P/MIPI_CPHY_CSI_RX_TRIO0_B
MIPI_DPHY_CSI0_RX_D1N	MIPI_CPHY_CSI_RX_TRIO0_C	AL21	MIPI_DPHY_CSI0_RX_D1N/MIPI_CPHY_CSI_RX_TRIO0_C
MIPI_DPHY_CSI0_RX_D1P	MIPI_CPHY_CSI_RX_TRIO1_A	AK21	MIPI_DPHY_CSI0_RX_D1P/MIPI_CPHY_CSI_RX_TRIO1_A
MIPI_DPHY_CSI0_RX_CLKN	MIPI_CPHY_CSI_RX_TRIO1_B	AL22	MIPI_DPHY_CSI0_RX_CLKN/MIPI_CPHY_CSI_RX_TRIO1_B
MIPI_DPHY_CSI0_RX_CLKP	MIPI_CPHY_CSI_RX_TRIO1_C	AK22	MIPI_DPHY_CSI0_RX_CLKP/MIPI_CPHY_CSI_RX_TRIO1_C
MIPI_DPHY_CSI0_RX_D2N	MIPI_CPHY_CSI_RX_TRIO2_A	AL23	MIPI_DPHY_CSI0_RX_D2N/MIPI_CPHY_CSI_RX_TRIO2_A
MIPI_DPHY_CSI0_RX_D2P	MIPI_CPHY_CSI_RX_TRIO2_B	AK23	MIPI_DPHY_CSI0_RX_D2P/MIPI_CPHY_CSI_RX_TRIO2_B
MIPI_DPHY_CSI0_RX_D3N	MIPI_CPHY_CSI_RX_TRIO2_C	AL24	MIPI_DPHY_CSI0_RX_D3N/MIPI_CPHY_CSI_RX_TRIO2_C
MIPI_DPHY_CSI0_RX_D3P	NO_USE	AK24	MIPI_DPHY_CSI0_RX_D3P/NO_USE



RK3576
BGA698_16R1X17R2X1R08

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3576_P (MIPI DPHY CSI RX)

U1000P

MIPI DPHY CSI1/2 RX

MIPI V1.2/2.5Gbps

MIPI_DPHY_CSI1_RX_D0N	--	AE28	MIPI_DPHY_CSI1_RX_D0N
MIPI_DPHY_CSI1_RX_D0P	--	AE29	MIPI_DPHY_CSI1_RX_D0P
MIPI_DPHY_CSI1_RX_D1N	--	AF28	MIPI_DPHY_CSI1_RX_D1N
MIPI_DPHY_CSI1_RX_D1P	--	AF29	MIPI_DPHY_CSI1_RX_D1P
MIPI_DPHY_CSI1_RX_CLKN	--	1AC23	MIPI_DPHY_CSI1_RX_CLKN
MIPI_DPHY_CSI1_RX_CLKP	--	1AC22	MIPI_DPHY_CSI1_RX_CLKP
MIPI_DPHY_CSI1_RX_D2N	MIPI_DPHY_CSI2_RX_D0N	AG28	MIPI_DPHY_CSI1_RX_D2N/MIPI_DPHY_CSI2_RX_D0N
MIPI_DPHY_CSI1_RX_D2P	MIPI_DPHY_CSI2_RX_D0P	AG29	MIPI_DPHY_CSI1_RX_D2P/MIPI_DPHY_CSI2_RX_D0P
MIPI_DPHY_CSI1_RX_D3N	MIPI_DPHY_CSI2_RX_D1N	AH28	MIPI_DPHY_CSI1_RX_D3N/MIPI_DPHY_CSI2_RX_D1N
MIPI_DPHY_CSI1_RX_D3P	MIPI_DPHY_CSI2_RX_D1P	AH29	MIPI_DPHY_CSI1_RX_D3P/MIPI_DPHY_CSI2_RX_D1P
--	MIPI_DPHY_CSI2_RX_CLKN	1AD22	MIPI_DPHY_CSI2_RX_CLKN
--	MIPI_DPHY_CSI2_RX_CLKP	1AD21	MIPI_DPHY_CSI2_RX_CLKP

MIPI_DPHY_CSI1/2_RX_AVDD0V75

MIPI_DPHY_CSI1/2_RX_AVDD1V8

MIPI DPHY CSI3/4 RX

MIPI V1.2/2.5Gbps

MIPI_DPHY_CSI3_RX_D0N	--	H29	MIPI_DPHY_CSI3_RX_D0N
MIPI_DPHY_CSI3_RX_D0P	--	H28	MIPI_DPHY_CSI3_RX_D0P
MIPI_DPHY_CSI3_RX_D1N	--	J29	MIPI_DPHY_CSI3_RX_D1N
MIPI_DPHY_CSI3_RX_D1P	--	J28	MIPI_DPHY_CSI3_RX_D1P
MIPI_DPHY_CSI3_RX_CLKN	--	1H23	MIPI_DPHY_CSI3_RX_CLKN
MIPI_DPHY_CSI3_RX_CLKP	--	1H22	MIPI_DPHY_CSI3_RX_CLKP
MIPI_DPHY_CSI3_RX_D2N	MIPI_DPHY_CSI4_RX_D0N	K29	MIPI_DPHY_CSI3_RX_D2N/MIPI_DPHY_CSI4_RX_D0N
MIPI_DPHY_CSI3_RX_D2P	MIPI_DPHY_CSI4_RX_D0P	K28	MIPI_DPHY_CSI3_RX_D2P/MIPI_DPHY_CSI4_RX_D0P
MIPI_DPHY_CSI3_RX_D3N	MIPI_DPHY_CSI4_RX_D1N	L29	MIPI_DPHY_CSI3_RX_D3N/MIPI_DPHY_CSI4_RX_D1N
MIPI_DPHY_CSI3_RX_D3P	MIPI_DPHY_CSI4_RX_D1P	L28	MIPI_DPHY_CSI3_RX_D3P/MIPI_DPHY_CSI4_RX_D1P
--	MIPI_DPHY_CSI4_RX_CLKN	1K23	MIPI_DPHY_CSI4_RX_CLKN
--	MIPI_DPHY_CSI4_RX_CLKP	1K22	MIPI_DPHY_CSI4_RX_CLKP

MIPI_DPHY_CSI3/4_RX_AVDD0V75

MIPI_DPHY_CSI3/4_RX_AVDD1V8

RK3576
BGA698_16R1X17R2X1R08

Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6


File: 15.RK3576-MIPI DSI/CSI

Date: Thursday, May 30, 2024 Rev: V1.2

Designed by: Wesley Huang Reviewed by: Sheet: 15 of 40

RK3576_Q (HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz
U1000Q



Note:
Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6


File: 16.RK3576-HDMI/eDP

Date: Thursday, May 30, 2024


Designed by: Wesley Huang

Reviewed by: Sheet: 16 of 49


RK3576_N (PCIe/SATA/USB3)




PCIe Port0




PCIe Port1




RK3576_F (VCCIO2)




RK3576_G (VCCIO3)




RK3576_J (VCCIO6)



RK3576 H (VCCIO4)



RK3576 I (VCCIO5)



12V/3A DCIN

VCC12_VDCIN

VCC12_VDC

VCC12V_DCIN_P

VCC12V_DCIN

J2000

S2000

KCD1-11-3P-W

SW3_KCD1-11-3P-W

R2001

2R

R1210

C2001

100nF

50V

C0603

R2002

1K

R1206

C2004

2.2uF

25V

C1206

C2000

100uF

25V

E_E7

C2002

10uF

25V

C1206

C2003

100nF

25V

C0402

R2000

0.01R

1%

R1206

R2003

NC

R0603

F2000

JK-SMD150L

F8050


D2000

SS32


DO_214AB

DC-0007-5P



DC3_DC_0007_5P

[illegible]

Wesley Huang	Reviewed by:		Sheet:	20 of 49
--------------	--------------	--	--------	----------



```
Note:
I2C Mode:CS(pin18) connected to VCCA(pin21);
SPI Mode(Def):CS(pin18) floating or connected to GND
```



The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.
If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.



Project:	RK_EVB1_RK3576_LP4XD200P132SD6
----------	--------------------------------


File:	23 Power PMIC RK806S.5
-------	------------------------

File:	23.Power-PMIC RK806S-3		
Date:	Thursday, May 20, 2024	Page:	144/3


Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	21 of 49		

I2C2_SCL_M0_CC_RTC
I2C2_SDA_M0_CC_RTC
RTC_INT_L
32KOUT_RTC2S0C
32KOUT_RTC2CON
32KOUT_RTC2WIFI
PMIC_EXT_EN_OUT

VCC_2V0_PLDO_S3




VCC_1V1_NLDO_S3




VCC_1V8_S0

Note:
1.8V Load switch.
Need quick output discharge
If the current is greater than 1.5A, multiple load switches need to be used for design




VCC_3V3_S0


Note:
Need quick output discharge




RTC






Audio Power



WIFI/BT Power





CC




TYPEC

With Displayport Alternate Mode
This is also the firmware download interface




Note:
If common mode inductors are needed,
it is recommended to keep 2.0ohm in series
to improve the antistatic ability


USB POWER



USB3_HOST1



Note:
The ESD of the USB3 signal must meet:
Cj<=0.4pF



Rockchip Confidential




Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6


File: 25.USB/TypeC Port

Date: Thursday, May 30, 2024
Designed by: Wesley Huang
Reviewed by: V1.2
Sheet: 23 of 40

eMMC FLASH



Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	40.Flash-eMMC		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 25 of 49

UFS Flash

UFS_TX_D0P
UFS_TX_D0N
UFS_TX_D1P
UFS_TX_D1N
UFS_RX_D0P
UFS_RX_D0N
UFS_RX_D1P
UFS_RX_D1N
UFS_RSTn
UFS_REFCLK

Note:
These caps should be placed close to the pin of UFS device

Note:
The capacitance value of these capacitors depends on the selected UFS device




Note:
For particles above UFS4.0, Pin B13, P3, and P6 need to refer to the particle datasheet for design


UFS POWER

Supported Particles	VCCQ	VCCQ2	VCC	Default UFS device: UFS2.2
UFS2.0	1.2V	1.8V	3.3V	
UFS2.1	No Connect	1.8V	3.3V	
UFS2.2	No Connect	1.8V	3.3V	
UFS3.0	1.2V	No Connect	2.5V/3.3V	
UFS3.1	1.2V	No Connect	2.5V/3.3V	
Do not support UFS4.0 Device!				
Sequence:VCCQ2->VCCQ, VCC is independent				

Note:
The power ball that is not used at the particle must be kept floating.



Note:
For particles that require VCCQ and VCCQ2, the following timing needs to be met:
Sequence: VDDA_1V2_S0->VCCQ2->VCCQ
VDDA_1V2_S0 is the power of REF CK & RST N in RK SOC, which needs to be powered on before UFS particles



Note:
1. VCC3V3_S0 is used to ensure the power supply timing of the UFS chip;
2. The resistance voltage division value needs to be designed based on the EN pin threshold of DCDC.

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 41.Flash-UFS

Date: Thursday, May 30, 2024



Designed by: Wesley Huang

Reviewed by:



Rev: V1.2

Sheet: 26 of 40


TF CARD




Note:
SDMMC_PWREN=H VCC3V3_SD(Default)
SDMMC_PWREN=L VCC3V3_SD=0V



Note:
SDMMC_DET_L:
SDCARD PLUG: Pull-down to GND
SDCARD UNPLUG: Pull-up to PMUIO0_VCC1V8.





Rockchip Confidential



Rockchip Electronics Co., Ltd


Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	42.Flash-MicroSD Card		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 27 of 49

SPI NOR OR NAND Flash



Note:
These caps should be placed
close to the pin of FLASH device


Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	43.Flash-SPI Flash(opt)		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
Sheet:	28	of	49


MIPI-CSIO_RX





Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK_EVb1_RK3576_LP4XD200P132SD6		
File:	46.VI-Camera_MIPI-DCPHY		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 29 of 49



Single-MIPI LCM




FPC Pin List


Pin1 :GND
Pin2 :D0N
Pin3 :D0P
Pin4 :GND
Pin5 :D1N
Pin6 :D1P
Pin7 :GND
Pin8 :CLKN/AUXN
Pin9 :CLKP/AUXP
Pin10:GND
Pin11:D2N
Pin12:D2P
Pin13:GND
Pin14:D3N
Pin15:D3P
Pin16:GND
Pin17:LCD_PWM_BL
Pin18:LCD_TE
Pin19:VCC3V3_LCD
Pin20:LCD_RST
Pin21:LCD_ID
Pin22:LCD_PWREN
Pin23:TP_I2C_SCL
Pin24:TP_I2C_SDA
Pin25:TP_INT
Pin26:TP_RST
Pin27:GND
Pin28:5V0
Pin29:5V0
Pin30:5V0

Note:

Signal	IO Level
I2C_SCL_TP	3.3V
I2C_SDA_TP	3.3V
TP_INT_L	3.3V
TP_RST_L	1080P:3.3V 720P:1.8V
LCD_BL_PWM	3.3V
LCD_PWREN_H	1.8V/3.3V
LCD_RST_L	1.8V
MIPI_TE	1.8V
SARADC_VIN7_LCD_ID	1.8V





Rockchip Confidential



Rockchip Electronics Co., Ltd


Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	50.VO-LCM MIPI DPHY TX		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 31 of 49

HDMI 2.1 Support video output up to 4Kx2K@120Hz




Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.


Note:
The controller only support AC coupled link. In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.
Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.




HDMI TX DDC




HDMI TX ARC




HDMI TX HPD



HDMI TX CEC




Cj<=0.2pF





Rockchip Confidential

Rockchip Electronics Co., Ltd	
Project:	RK_EVb1_RK3576_LP4XD200P132SD6
File:	56.VO-HDMI TX
Date:	Thursday, May 30, 2024
Designed by:	Wesley Huang
Reviewed by:	
Rev:	V1.2
Sheet:	32 of 40







PCIe WIFI6/BT Module-2T2R






NOTE:
Adjust the load capacitor
according to the crystal spec.



32.768KHZ:
+/-25ppm/30-70%/1.8V





NOTE:
The packaging of AP6276P is
compatible with AP6275P



This standalone BT-ANT is
reserved for AP6275PR3.
Leave PIN48 float for AP6275P,
of which BT-ANT is mux with WIFI.

For test



Signal	Default Voltage
PCIE_PERSTn	3.3V
PCIE_WAKEn	3.3V
PCIE_CLKREQn	3.3V
BT_REG_ON_H	1.8V
WIFI_REG_ON_H	1.8V
BT_WAKE_HOST	1.8V
HOST_WAKE_BT_H	1.8V
WIFI_WAKE_HOST	1.8V

PCIE0 CLKREQn M0	R6515	0R	CON PCIE CLKREQn L	3.3V
PCIE0 WAKEn M0	R6516	0R	CON PCIE WAKEn L	3.3V
PCIE0 PERSTn	R6517	0R	CON PCIE PERSTn L	3.3V
BT WAKE HOST H	R6518	0R	CON BT WAKE HOST	1.8V
WIFI WAKE HOST H	R6519	0R	CON WIFI WAKE HOST	1.8V
BT REG ON H	R6520	0R	CON BT REG ON H	1.8V
WIFI REG ON H	R6521	0R	CON WIFI REG ON H	1.8V
HOST WAKE BT H	R6522	0R	CON HOST WAKE BT H	1.8V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6
----------	--------------------------------

File:	65.WIFI/BT-RK WIFI Connector
--------------	-------------------------------------

Date:	Thursday, May 30, 2024
-------	------------------------

Rev:	V1.2
------	------

Designed by:	Wesley Huang
--------------	--------------

Reviewed by:

Sheet:	34 of 49
--------	----------

```



GMACO_TXD0_M0
GMACO_TXD1_M0
GMACO_TXD2_M0
GMACO_TXD3_M0
GMACO_TXCTL_M0
GMACO_TXCLK_M0

GMACO_RXD0_M0
GMACO_RXD1_M0
GMACO_RXD2_M0
GMACO_RXD3_M0
GMACO_RXCTL_M0
GMACO_RXCLK_M0

ETH_CLK0_25M_OUT_M0
GMACO_MCLINKINOUT_M0
GMACO_MDC_M0
GMACO_MDIO_M0
GMACO_RST_


```

RK SOC clock mode recommended	
RK3576	mode1,mode2



VCCIO_PHY0=3.3V	NC	22R	Default
VCCIO_PHY0=1.8V	120R	100R	

Giga PHY clock mode selected			
Clock mode	Option1	Option2	Option3
model1	No	Yes	No
mode2	Yes	No	No
mode3	Yes	No	Yes



The diagram shows a circuit with three input pins on the left and three output pins on the right. The input pins are labeled R6718, R6720, and R6722. The output pins are labeled R6719, R6721, and R6722. The circuit includes several resistors and capacitors. The resistors are labeled 4.7K and the capacitors are labeled R0402. The output pins are connected to a common point labeled VCC3V3_PHY0. The circuit is divided into three sections: PHY0 LED0/CFG EXT, PHY0 LED2/CFG LDO1, and PHY0 LED1/CFG LDO0.

PHY REG OUT

L6700
2.2uH
IND_303015

C6712
4.7uF
X5R
6.3V
C0402

C6713
100nF
X5R
6.3V
C0402

Close to PIN30

Close to PIN21


C6714
100nF
X5R
6.3V
C0402

Close to PIN3,8,38


C6715
100nF
X5R
6.3V
C0402

C6716
100nF
X5R
6.3V
C0402



C6717
100nF
X5R
6.3V
C0402



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]	PHY0_LED2
External 3.3V	1'b1	2'b00	String 510R to GND
External 1.8V	1'b1	2'b10	String 510R to VCC3V3_PHY
Internal 1.8V (default)	1'b0	2'b10	String 510R to VCC3V3_PHY




CODEC




The chip can adopt 1.8V power supply to reduce power consumption

Headphone Jack(4-pole with DET & MIC)



MIC












Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	70.Audio-CODEC(ES8388)		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	
		Sheet:	37 of 49

Speaker Output



Loopback for Dual Speakers



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 74.Audio-SPK LoopBack

Date: Thursday, May 30, 2024

Designed by: Wesley Huang

Reviewed by: Sheet: 38 of 40



Audio-MicArray (8xPDM-DMIC)

For test


PDM1_CLK0_M1
PDM1_CLK1_M1
PDM1_SDI0_M1
PDM1_SDI1_M1
PDM1_SDI2_M1
PDM1_SDI3_M1

I2C3_SCL_M0_Audio
I2C3_SDA_M0_Audio

I2C3_SDA_M0_Audio R7700 22R R0402 AUD_I2C_SDA
I2C3_SCL_M0_Audio R7701 22R R0402 AUD_I2C_SCL



Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	77.Audio-MIC Array Interface		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 39 of 49

PCIe Clock Generator

For test

PCIE_CLKIC_0_REFCLKP



PCIE_CLKIC_0_REFCLKN

PCIE_CLKIC_1_REFCLKP


PCIE_CLKIC_1_REFCLKN

PCIE1_CLKREQn_M0

PCIE1_PWREN_H



Rockchip Confidential




Rockchip Electronics Co., Ltd


Project:	RK_EVB1_RK3576_LP4XD200P132SD6				
File:	80.PCie-PCie Clock Generator				
Date:	Thursday, May 30, 2024			Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:		Sheet:	40 of 49

PCIe x 1Lanes (Slot is x4 compatible)

Option USB3 HOST1



(12V DC Power Supply is required)



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6

File: 81.PCIE-PCIe Slot_1x1Lane_64P


Date: Thursday, May 30, 2024

Designed by: Wesley Huang


Reviewed by:

Rev: V1.2

Sheet: 41 of 49




IR Receiver




Gyroscope+G-sensor

7_bit Address:
Addr (AD0) = H --> 0x69
Addr (AD0) = L --> 0x68




Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	91.Sensors/IR Receiver		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 43 of 49


CAN

Functions only supported when there is no MicroSD card function

Depends on the power domain of signal's GPIO
VCCIO_SD_S0



TXD:transmit data input,Pull-up internal
RXD:receiver data output



TCAN1044V:
Vio:Support 1.8V,2.5V,3.3V,5V
Receiver common mode input
voltage:+/-12V;
Support of classical CAN and optimized
CAN FD performance at 2,5,and 8 Mbps.
Temperature grade:-40 to 125


STB(Standby)
The STB pin is an input pin used for mode control of the transceiver.The STB pin can be supplied from either the system processor or from a static system voltage source,If normal mode is the only intended mode of operation than the STB pin can be tired directly to GND.

Table 5. Operating Modes

STB	Device Mode	Driver	Receiver	RXD Pin
High	Low current standby mode with bus wake-up	Disabled	Low-power receiver and bus monitor enable	High (recessive) until valid WUP is received See section 8.3.3.1
Low	Normal Mode	Enabled	Enabled	Mirrors bus state

UART/I2C

Functions only supported when there is no MicroSD card function



If no MicroSD Card function:
When using the I2C function,
external pull-up is required

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6




File: 93.UART/CAN Port

Date: Thursday, May 30, 2024

Designed by: Wesley Huang Reviewed by: Sheet: 44 of 49

PWM1_CH0_M0_LED

Work_LED




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	95.LED		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 45 of 49


HW_ID

SARADC_VIN2_HW_ID<<<
SARADC_VIN4<<<
SARADC_VIN5<<<
SARADC_VIN6<<<




Config Table for SARADC_VIN2_HW_ID					
Item	Rup	Rdown	ADC Value	VERSION	
HW_ID1	NC	10K	0	RK3576 EVB1 V12	
HW_ID2	10K	1.13K	416	RESERVE	
HW_ID3	10K	2.49K	816	RESERVE	
HW_ID4	10K	4.3K	1231	RESERVE	
HW_ID5	10K	6.8K	1658	RESERVE	
HW_ID6	10K	10K	2048	RESERVE	
HW_ID7	10K	14.7K	2437	RESERVE	
HW_ID8	10K	23.2K	2862	RESERVE	
HW_ID9	10K	40.2K	3279	RESERVE	
HW_ID10	10K	88.7K	3680	RESERVE	
HW_ID11	10K	NC	4095	RESERVE	

SARADC PIN




Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	96.HW_ID/BOM_ID		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 46 of 49

Power-test

For test



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_EVB1_RK3576_LP4XD200P132SD6



File: 97.Power Test


Date: Thursday, May 30, 2024 **Rev:** V1.2

Designed by: Wesley Huang **Reviewed by:** **Sheet:** 47 of 49

UART0_RX_M0_DEBUG
UART0_TX_M0_DEBUG






JTAG_TCK_M0
JTAG_TMS_M0





Rockchip Electronics Co., Ltd

Project:	RK_EVB1_RK3576_LP4XD200P132SD6		
File:	98.Debug UART/JTAG		
Date:	Thursday, May 30, 2024		Rev: V1.2
Designed by:	Wesley Huang	Reviewed by:	Sheet: 48 of 49



Date:	Thursday, May 30, 2024			Rev:	V1.2
Designed by:	Wesley Huang	Reviewed by:		Sheet:	49 of 49