

# Schematics Only for RK3576 DEMO1

## RK\_TABLET\_DEMO1\_RK3576\_LP4XD200P132SD6\_V12

### Main Functions Introduction

- 1) PMIC: 1 x RK806S-5 + DiscretePower
- 2) RAM: 1 x LPDDR4x 32bit(Option 1 x LPDDR4 32bit)
- 3) ROM: 1 x eMMC5.1 + 1 x UFS
- 4) Support: 1 x Micro SD Card3.0
- 5) Support: 1 x USB TYPEC + 1 x USB2.0 Host
- 6) Support: 7 x SARADC + 1 x SARADC only for boot
- 7) Support: 1 x 2Lanes MIPI DCPHY RX Camera
- 8) Support: 1 x 4Lanes MIPI DPHY RX Camera
- 9) Support: 1 x 4Lanes MIPI DSI with Touch Connector
- 10) Support: 1 x a/b/g/n/ac/ax 2T2R PCIe WIFI6+ UART/PCM BT
- 11) Support: 1 x Headphone +2PA + 1 x Analog MIC
- 12) Support: 1 x MIC Connector
- 13) Support: 1 x G-Sensor
- 14) Support: Array Key(VOL+,VOL-)

#### Note:

The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic.

If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO.

**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	00.Cover Page
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Rev:	V1.2
Sheet:	1 of 50

## Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence and Map
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB/DP Configure Map
Page 9	08.PCIe Comb PHY Configure Map
Page 10	
Page 11	10.RK3576-Power/GND
Page 12	11.RK3576-OSC/PLL/PMUIO/SARADC
Page 13	12.RK3576-DDR PHY
Page 14	13.RK3576-eMMC/UFS/SD
Page 15	14.RK3576-TypeC/USB
Page 16	15.RK3576-MIPI DSI/CSI
Page 17	16.RK3576-HDMI/eDP
Page 18	17.RK3576-PCIe/SATA/USB3
Page 19	18.RK3576-GPIO VCCIO2/3/6
Page 20	19.RK3576-GPIO VCCIO4/5
Page 21	20.Power-DC IN
Page 22	23.Power-PMIC RK806S-5
Page 23	24.Power-Ext Discrete/RTC IC
Page 24	25.USB/TypeC Port
Page 25	38.DRAM-LPDDR4X_1X32bit_200P
Page 26	40.Flash-eMMC
Page 27	41.Flash-UFS
Page 28	42.Flash-MicroSD Card
Page 29	
Page 30	
Page 31	47.VI-Camera_MIPI-CSI
Page 32	50.VO-LCM MIPI DPHY TX
Page 33	
Page 34	64.WIFI6/BT-PCIe+UART_2T2R
Page 35	
Page 36	
Page 37	
Page 38	70.Audio-CODEC(ES8388)
Page 39	74.Audio-SPK
Page 40	
Page 41	
Page 42	
Page 43	90.Key
Page 44	91.Sensors
Page 45	
Page 46	
Page 47	96.HW_ID/BOM_ID
Page 48	
Page 49	
Page 50	99.Mark/Hole
Page 51	
Page 52	
Page 53	

# Generate Bill of Materials

## Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

## Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

# Notes

## NOTE 1:

### Component parameter description

1. NC stands for component not mounted temporarily
2. If Value or option is NC, which means the area is reserved without being mounted

## NOTE 2:

Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK\_TABLET\_DEMO1\_RK3576\_LP4X

File: 01.Index and Notes

Date: Thursday, May 30, 2024 Rev: V1.2

Designed by: Mark.Ye Reviewed by: Sheet: 2 of 50


# Revision History

Version	Date	By	Change Description	Approved
V1.0	2023-12-14	Mark.Ye	1: Revision preliminary version;	
V1.1	2024-04-28	Mark.Ye	1: R7400 R7401 R7403 R7404 100K 改为20K; C7404 C7406 C7415 C7417 10nF改为100nF; 2: C4712 100nF改为NC; 3: NPU GPU 电源22uF电容从RK806S-5移到靠近RK3576; 4: 删除预留的C1006 C1012 C1020;	
V1.2	2024-05-30	Mark.Ye	1: PLDO2 时序从slot3改为slot5; 2: SARADC_AVDD1V8 供电改为默认从VCCA1V8_PLDO2_S0 供电; 3: CAMERA 1.8V 供电改成外挂LDO; 4: CPU_LIT 的滤波电容C2332 改为NC; 5. 删除预留的J9101 插座; 6. HP_CTL_H 从1.8VGPIO 改到3.3V GPIO, 以改善音频质量; 7. RK3576 的PCB 封装修改为BGA698_16R1X17R2X1R08; 8. VCC1V2_UFS_VCCQ_S0 的DCDC 使能信号调整;	

**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	02.Revision History
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Sheet:	3 of 50


# RK3576 Ref Block Diagram(Typical Application Case)



Rockchip Confidential


Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	03_Block Diagram
Date:	Thursday, May 30, 2024
Mark:	Y
Rev.:	V1.2
Designed by:	[Redacted]
Reviewed by:	[Redacted]
Sheet:	4 of 50

# Power Tree



**Note:** Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.


**Note:** The RK806S-5 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO



Rockchip Confidential

Project:	RK_TABLET_DEMO1_RK3576_LP4K
Date:	Thursday, May 30, 2024
File:	04_Power Diagram
Design by:	Mark.Ye
Reviewed by:	
Sheet:	5 of 50

# Power Sequence



# Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default On/Off	Work Voltage	Peak Current	Sleep Current
VCC_SYSIN	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC_SYSIN	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC_SYSIN	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC_SYSIN	RK806_BUCK4	5A	VCC_3V3_S3	Slot:3	3.3V	ON	3.3V	TBD	TBD
VCC_SYSIN	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC_SYSIN	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC_SYSIN	RK806_BUCK7	3A	VDD_LOGIC_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_SYSIN	RK806_BUCK8	3A	VDD_LOGIC_MEM_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_SYSIN	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC_SYSIN	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
VCC_SYSIN	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
VCC_SYSIN	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCCIO_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

### Note:

The power suffix S0, S3 or S5 means:  
S5: Keep power on during power down  
S3: Keep power on during sleeping  
S0: Power off during sleeping

# IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI00	Pin 1J20	1.8V Only	VCCI00_VCC1V8	VCC_1V8	1.8V
VCCI01	Pin 2A8	1.8V or 3.3V	VCCI01_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCI02	Pin 2A2	1.8V or 3.3V	VCCI02_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI03	Pin 2B10	1.8V or 3.3V	VCCI03_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI04	Pin 2A7	1.8V or 3.3V	VCCI04_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI05	Pin 2A4/2A5	1.8V or 3.3V	VCCI05_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI06	Pin 2N3	1.8V or 3.3V	VCCI06_VCC	VCC_1V8 VCC_3V3	3.3V
VCCI07	Pin 2M3	1.2V or 1.8V	VCCI07_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO* _VCC1V8=1.8V
1.2V or 1.8V	VCCIO* _VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO* _VCC=1.8V or 3.3V

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK\_TABLET\_DEMO1\_RK3576\_LP4X

File: 05.Power Sequence and Map




Date: Thursday, May 30, 2024

Rev: V1.2

Designed by: Mark.Ye

Reviewed by:

Sheet: 6 of 50



Note:




Unselected IOmux path  
IOmux path in use


At the same time, only one path can be selected.

## MULTI\_PHY Path Map

USBDP PHY--USB3.2 GEN1X1 OTG0/DP1.4




PCIe Combo PHY1--  
PCIe1/SATA1/USB3.2 GEN1X1 OTG1




Note:  
USB2 PHY1 can only be used when PCIe1/SATA1 is not in use!!!

## USB OTG0/DP Application


CASE0: TYPEC with DP




CASE1: USB2 OTG0 + DP 4Lane(Swap OFF)




CASE2: USB2 OTG0 + DP 4Lane(Swap ON)



CASE3: USB3.2 GEN1X1 OTG0 + DP 2Lane(Swap OFF)




CASE4: USB3.2 GEN1X1 OTG0 + DP 2Lane(Swap ON)




Note:  
DP Lane swap enable  
0:Lane0/1/2/3 TxData mapping to Lane0/1/2/3\_TxDP/N  
1:Lane0/1/2/3 TxData mapping to Lane2/3/0/1\_TxDP/N

## USB OTG1 Application

CASE0: USB2 OTG1




CASE1: USB3.2 GEN1X1 OTG1




Rockchip Confidential

Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	07_USB/DP Configure Map
Date:	Thursday, May 30, 2024
Designated by:	Mark.Ya
Reviewed by:	
Sheet:	8 of 49


## PCIe Combo PHY0--PCIe0/SATA0




### CASE0: PCIe x 1Lane




### CASE1: SATA




### CASE0: PCIe x 1Lane



### CASE1: SATA




### CASE2: USB3.2 GEN1X1 OTG1



Rockchip Confidential

Rockchip	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	08.PCIe Combo PHY Configure Map
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Rev.	V1.2
Sheet:	9 of 49

# RK3576\_S (Power)



**Note:**  
Caps of between dashed red lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3576\_T/U/V (GND)



**Rockchip Confidential**

**Rockchip Electronics Co., Ltd**


**Project:** RK\_TABLET\_DEMO1\_RK3576\_LP4X

**File:** 10.RK3576-Power/GND


**Date:** Thursday, May 30, 2024

**Designed by:** Mark.Ye **Reviewed by:** **Rev:** V1.2


**Sheet:** 11 of 50




RK3576\_A (DDRPHY)



DDR FILTER



## LPDDR4 Signal



**Rockchip Confidential**

Beckship Electronics Co., Ltd.

Project: РК-ТАЙПЕ-РЕМДА-РУССЕ-ЛДМ


File: 18\_RK6570\_PDP.DLM

Date: Thursday, May 30, 2024


Designed by: Mark.Ye Reviewed by: Sheet: 13 of 50

1


# RK3576\_B (UFS)



# RK3576\_C (VCCIO0)



# RK3576\_D (VCCIO1)



**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project: RK\_TABLET\_DEMO1\_RK3576\_LP4X

File: 13.RK3576-eMMC/UFS/SD

Date: Thursday, May 30, 2024


Rev: V1.2

Designed by: Mark.Ye

Reviewed by:

Sheet: 14 of 50


# RK3576 L (USB3/DP)



**Note:**

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

# RK3576\_M (USB2)




**Note!!!**

The USB2 PHY1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected

**Rockchip Confidential**


<b>Rockchip</b>	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	14.RK3576-TypeC/USB
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Sheet:	15 of 50

**RK3576\_O(MIPI DCPHY)**



**Note:**  
Caps of between dashed red lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the  
U1000 package

RK3576\_P(MIPI\_DPHY\_CSI\_RX)




**Note:**  
Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

# RK3576\_Q (HDMI/eDP)

Note:  
HDMI 2.1 supports up to 4Kx2K@120Hz

U1000Q




Note:

Caps between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	16.RK3576-HDMI/eDP
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Rev:	V1.2
Sheet:	17 of 50

# RK3576\_N (PCIE/SATA/USB3)



RK3576  
BGA698\_16R1X17R2X1R08


**Note:**

Caps of between dashed red lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package


**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	17.RK3576-PCIE/SATA/USB3
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Sheet:	18 of 50


RK3576\_F(VCCIO2)



RK3576 G (VCCIO3)



RK3576 J (VCCIO6)



**Rockchip Confidential**

Beckchip Electronics Co., Ltd

Project: RK TABLET REM01 RK0570 LPX

File: 18\_RK25Z6\_GPIO\_VCCIO2/3/6

Date: Thursday, May 30, 2024 Rev: V1.2


Designed by: Mark.Ye Reviewed by: Sheet: 19 of 50

---

**RK3576\_H (VCCIO4)**

www.123RF.com

VCC104 Domain




**RK3576 I (VCCIO5)**

U1000I


VCCIO5 Domain

Operating Voltage=1.8V/3.3V



| Note

Caps of between dashed red lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the  
u1000 package.



**Rockchip Confidential**

Beckhoff Electronics Co., Ltd.

Project: BK\_TABLET\_DEMO1\_BK2570\_LB1

**File:** 18\_RK2576\_Gpio\_VCCIO45

Date: Thursday, May 30, 2024

Designed by: Mark.Ye Reviewed by: \_\_\_\_\_ Sheet: 20



---

1

# Power\_1Cell\_QC

I2C6\_SDA\_M3\_CC\_RTC  
 I2C6\_SDA\_M3\_CC\_RTC  
 CHRG\_STAT\_B  
 CHRG\_STAT\_B  
 CHRG\_ALERT


## Charger IC




NO USED

## Gas Gauge

**Note:**  
电量计建议放在电池包内。  
Suggest the fuel gauge is built in the battery pack.



## BOOST:VCC\_5V0



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK\_TABLET\_DEMO1\_RK3576\_LP4X

File: 20.Power\_1Cell\_QC


Date: Thursday, May 24, 2024

Rev: V1.2

Designed by: Mark.Ye


Reviewed by:

Sheet: 21 of 50




PMIC RK806S-5 Management


| Note:  
| I2C Mode:CS(pin18) connected to VCCA(pin21);  
| SPI Mode(Def):CS(pin18) floating or connected to G




PMIC RK806S-5 LD






**Note:**  
The RK806S-5 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.  
If other interface functions are to be added to the reference schematics, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO







# LPDDR4/4X



Rockchip Confidential

Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	38.DRAM-LPDDR4X_1X32bit_200P
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Rev:	V1.2
Sheet:	25 of 50

# eMMC FLASH




U4000B	
A2	NC2
A8	NC8
A9	NC9
A10	NC10
A11	NC11
A12	NC12
A13	NC13
A14	NC14
B1	NC15
B7	NC21
B8	NC22
B9	NC23
B10	NC24
B11	NC25
B12	NC26
B13	NC27
B14	NC28
C1	NC29
C3	NC31
C7	NC35
C8	NC36
C9	NC37
C10	NC38
C11	NC39
C12	NC40
C13	NC41
C14	NC42
D1	NC43
D2	NC44
D3	NC45
D4	NC46
D12	NC54
D13	NC55
D14	NC56
E1	NC57
E2	NC58
E3	NC59
E12	NC68
E13	NC69
E14	NC70
F1	NC71
F2	NC72
F3	NC73
F12	NC82
F13	NC83
F14	NC84
G1	NC85
G2	NC86
G12	NC96
G13	NC97
G14	NC98
A7	RFU1
E5	RFU2
E8	RFU3
G3	RFU4
G10	RFU5
P10	RFU9
P7	RFU8
K7	RFU7
K6	RFU6


**EMMC\_B153\_2L**  
BGA153\_13RX11R5X0R9\_2L

**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
<b>Project:</b>	<b>RK_TABLET_DEMO1_RK3576_LP4X</b>
<b>File:</b>	<b>40.Flash-eMMC</b>
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Sheet:	26 of 50



# TF CARD



A

Note:


SDMMC\_DET\_L:


SDCARD PLUG: Pull-down to GND

SDCARD UNPLUG: Pull-up to PMUIO0\_VCC1V8.

**Rockchip Confidential**

Rockchip		Rockchip Electronics Co., Ltd	
Project:	RK_TABLET_DEMO1_RK3576_LP4X		
File:	42.Flash-MicroSD Card		
Date:	Thursday, May 30, 2024	Rev:	V1.2
Designed by:	Mark.Ye	Reviewed by:	
Sheet:	28 of 50		






**Rockchip Confidential**


Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK_TABLET_DEMO01_RK3576_LP4X</b>				
<b>File:</b>	<b>50.VO-LCM MIPI DPHY TX</b>				
<b>Date:</b>	Thursday, May 30, 2024		<b>Rev.:</b>	V1.2	
<b>Designed by:</b>	Mark.Ye	<b>Reviewed by:</b>		<b>Sheet:</b>	32 of 50




# PCIE WIFI6/BT Module-2T2R

**NOTE:**  
Adjust the load capacitor  
according to the crystal spec.



PCIE0_PERS	Tn M1	12
XIN_WIFI		13
XOUT_WIFI		14
WIFI_REG_ON_H		15
WIFI_WAKE_HOST_H		16
		17
		18
SAI2_SDI_M0		19
SAI2_SDO_M0		20
SAI2_LRCK_M0		21
SAI2_SCLK_M0		22
		23

32.768KHZ:  
+/-25ppm/30-70%/1.8V



V<sub>BAT</sub>: (3.1-3.8V) / 1.2A  
V<sub>DIO</sub>: (1.68-1.98V) / 300mA.

**Rockchip Confidential**

**Beckchip** Electronics Co., Ltd.

Rockchip Electronics Co., Ltd


**File: 64\_WIFI6\_BT\_PCIE+UART\_2T2R**

Date: Thursday, May 30, 2024 Rev: V1.2


Designed by: Mark.Ye Reviewed by: Sheet: 34 of 50

## CODEC


The chip can adopt 1.8V power supply to reduce power consumption



## Headphone Jack (4-pole with DET & MIC)



## MIC



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project: RK\_TABLET\_DEMO1\_RK3576\_LP4X


File: 70\_Audio-CODEC(ES8388)

Date: Thursday, May 30, 2024 Rev. V1.2

Designed by: Mark.Ye Reviewed by:

Sheet: 38 of 50

# Speaker Output





**Rockchip Confidential**

Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	74-Audio-SPK
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Rev:	V1.2
Sheet:	39 of 50

# KEY

SARADC\_VIN1\_KEY/RECOVERY  
RESET\_L  
PWRON\_L  
SARADC\_VIN0\_BOOT

Note:  
Please reserve this circuit  
if the RECOVERY\_Key is not kept



Note:  
Please reserve this circuit  
if the BOOT\_Key is not kept


Note:  
If BOOT\_SARADC\_IN0=0V after power-on reset,  
then system will enter into Maskrom mode.

**Rockchip Confidential**

Rockchip		Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X	
File:	90.Key	
Date:	Thursday, May 30, 2024	Rev:
Designed by:	Mark.Ye	Reviewed by:
Sheet:	43 of 50	

I2C2\_SCL\_M0\_SENSOR  
I2C2\_SDA\_M0\_SENSOR  
GSENSOR\_INT\_I

## Gyroscope+G-sensor




## HALL

**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
Project:	RK_TABLET_DEMO1_RK3576_LP4X
File:	91.Sensors
Date:	Thursday, May 30, 2024
Designed by:	Mark.Ye
Reviewed by:	
Sheet:	44 of 50


# HW\_ID

SARADC\_VIN2\_HW\_ID  
UART0\_TX\_M0\_DEBUG  
UART0\_RX\_M0\_DEBUG



**Config Table for SARADC\_VIN2\_HW\_ID**

Item	Rup	Rdown	ADC Value	VERSION
HW_ID1	DNP	10K	0	RESERVE
HW_ID2	100K	11.3K	416	RESERVE
HW_ID3	100K	24.9K	816	RESERVE
HW_ID4	100K	43K	1231	RESERVE
HW_ID5	100K	68K	1658	RESERVE
HW_ID6	100K	100K	2048	RESERVE
HW_ID7	68K	100K	2438	RESERVE
HW_ID8	43K	100K	2864	RESERVE
HW_ID9	24.9K	100K	3279	RESERVE
HW_ID10	11.3K	100K	3679	RESERVE
HW_ID11	10K	DNP	4095	RESERVE



**Rockchip Confidential**

<b>Rockchip</b>	Rockchip Electronics Co., Ltd
<b>Project:</b>	RK_TABLET_DEMO1_RK3576_LP4X
<b>File:</b>	96.HW_ID
<b>Date:</b>	Thursday, May 30, 2024
<b>Designed by:</b>	Mark.Ye
<b>Reviewed by:</b>	
<b>Sheet:</b>	47 of 50

