

## DIGITAL ELECTRONICS AND LOGIC DESIGN [EC - 207]

### SARDAR VALLABHBHAI NATIONAL INSTITUTE OF TECHNOLOGY, SURAT ELECTRONICS ENGINEERING DEPARTMENT

#### JFET AMPLIFIER

**AIM:** To study output and transfer characteristics of an n-channel Junction field effect Transistor (JFET) Amplifier.


**APPARATUS:** JFET (BFW-10), Resistor ( $1K\Omega$ ,  $100K\Omega$ )

#### SOFTWARE TOOLS/OTHER REQUIREMENTS:

Multisim Simulator/Circuit Simulator


#### Theory:

The basic construction of n-channel JFET is as shown in figure. The major part of JFET is the channel between embedded P types of material. The top of the n-channel is connected to an ohmic contact called as 'Drain' (D) & lower end of Channel is called as 'Source' (S). The two p types of materials are connected together & to the 'Gate' terminal (G).



### Characteristic: 1.


(1).  $V_{GS} = 0V$ ,  $V_{DS}$  -Some +ve Value:-




As shown in the figure the gate is directly connected to source to achieve  $V_{GS} = 0V$ , this is similar to no bias condition. The instant the voltage  $V_{DD} (=V_{DS})$  is applied, the electrons will be drawn to the drain terminal, causing  $I_D$  &  $I_S$  to flow (i.e.  $I_D = I_S$ ). Under this condition the flow of charge is limited solely by resistance of the n channel between drain & source. It is important to note that the depletion region wider at the top of both p type of material. Since the upper terminal is more R.B. than the lower terminal (source -S). As voltage  $V_{DS}$  is increased from 0 to few volts, the current will increase as determined by ohm's law. If still  $V_{DS}$  is increased & approaches a level referred as  $V_P$ , the depletion region will widen, causing a noticeable reduction in channel width. The reduced path of conduction causes the resistance to increase. The more the horizontal curve, the higher resistance. If  $V_{DS}$  is increase to a level where it appears that the two depletion region would touch each other, the condition referred as 'pinch-off' will result. The level of  $V_{DS}$  that establish this condition is called as 'pinch off voltage' ( $V_P$ ). At  $V_P$ ,  $I_D$  should be zero, but practically a small channel still exists & very high density current still flows through the channel. As  $V_{DS}$  is increased beyond  $V_P$ , the saturation current will flow through the channel (i.e  $I_{DSS}$ ).  $I_{DSS}$  –Drain to source current withshort cut connection from source to Gate.


## 2. $V_{GS} < 0V$ :

If a  $-ve$  bias is applied between gate and source, the effect of the applied  $-ve$  bias  $V_{GS}$  is to establish depletion region similar to those obtained with  $V_{GS} = 0V$  but at lower level of  $V_{DS}$ . As  $V_{GS}$  will become more & more  $-ve$  biased, the depletion layer pinch off occurs at the less & less value of  $V_{DS}$ . Eventually, when  $V_{GS} = -V_P$ , will be sufficiently  $-ve$  to establish a saturation level, i.e., essentially 0 mA & for all practical purposes the device has been 'turned OFF'



## CIRCUIT DIAGRAM:





**CIRCUIT DIAGRAM FROM MULTISIM:**

## **PROCEDURE:**

## **OUTPUT CHARACTERISTICS:**

1. Connect the circuit as per given diagram properly.
2. Keep  $V_{GS} = 0V$
3. Vary  $V_{DS}$  in step of 0.5 V up to 10 volts and measure the drain current  $I_D$ .
4. Tabulate all the readings.
5. Repeat the above procedure for  $V_{GS}$  as -0.5, -1V, -1.5V, -2V.

## TRANSFER CHARACTERISTICS:


1. Connect the circuit as per given diagram properly.
2. Keep  $V_{DS}$  constant at 2V.
3. Plot the transfer characteristics  $V_{GS}$  vs.  $I_D$ .
4. Repeat the above procedure for  $V_{DS}$  as 3, 4V.

## Observation Table:

### OUTPUT CHARACTERISTICS ( $V_1 = V_{gs}$ and $V_2 = V_{ds}$ )

	$V_1 = 0\text{ V}$	$V_1 = 1\text{ V}$	$V_1 = 2\text{ V}$	$V_1 = 3\text{ V}$	$V_1 = 4\text{ V}$
$V_2(V)$	$I_D(mA)$	$I_D(mA)$	$I_D(mA)$	$I_D(mA)$	$I_D(mA)$
0	0	0	0	0	0
1	0.245	0.178	0.099	0.036	0
2	0.385	0.275	0.181	0.061	0
3	0.571	0.459	0.272	0.085	0
4	0.857	0.642	0.363	0.109	0
5	1.143	0.826	0.454	0.134	0
6	1.428	1.010	0.545	0.158	0
7	1.714	1.193	0.636	0.183	0
8	2	1.377	0.727	0.207	0
9	2.285	1.561	0.818	0.231	0
10	2.571	1.745	0.909	0.256	0



## INPUT CHARACTERISTICS( $V_2 = V_{ds}$ and $V_1 = V_{gs}$ )

	$V_2 = 2V$	$V_2 = 3V$	$V_2 = 4V$
$V_1(V)$	$I_d(mA)$	$I_d(mA)$	$I_d(mA)$
0	0.385	0.571	0.857
-0.2	0.322	0.538	0.783
-0.4	0.285	0.489	0.692
-0.6	0.262	0.426	0.589
-0.8	0.226	0.352	0.478
-1	0.181	0.272	0.363
-1.2	0.132	0.192	0.252
-1.4	0.083	0.188	0.153
-1.6	0.041	0.056	0.072
-1.8	0.011	0.015	0.019
-2	0		0

## CALCULATION:

1. Transconductance  $g_m$ : Ratio of small change in drain current ( $\Delta I_D$ ) to the corresponding change in gate to source voltage ( $\Delta V_{GS}$ ) for a constant  $V_{DS}$ .  $g_m = \Delta I_D / \Delta V_{GS}$  at constant  $V_{DS}$

2. Output resistance: It is given by the relation of small change in drain to source voltage ( $\Delta V_{DS}$ ) to the corresponding change in Drain Current ( $\Delta I_D$ ) for a constant  $V_{GS}$ , when the JFET is operating in pinch-off region.  $r_d$  or  $r_o = \Delta V_{DS} / \Delta I_D$  at a constant  $V_{GS}$ .



### **Conclusions:-**

JFET IS A FIELD EFFECT TRANSISTOR WHICH IS A VOLTAGE CONTROLLED CURRENT SOURCE HAVING EXTREMELY HIGH INPUT IMPEDANCE. UNLIKE BJT, IT IS A UNIPOLAR JUNCTION TRANSISTOR WHICH IS USED IN MANY ELECTRONIC DEVICES AS AN AMPLIFIER.