# **Computer Organization**

Instruction Set Architecture

B.Tech. II (CSE)

C code

A=b+c;

Compiler

D=e+f;

Assembly Code

Add \$s3, \$s2, \$s1


Add \$s7, \$s5, \$s6





Machine Code

...0...1..

...0...1..







Assembly Code

Add \$s3, \$s2, \$s1

Add \$s7, \$s5, \$s6

Instruction set is the interface between hardware and software

#### **Instruction Set Design**


- Central part of any system design
- Allows abstraction, independence

# Why?

- Early days, new computer having its own new set of instructions
- Needed to allow backward compatibility


# **Topics**

- Instruction Set Architecture
- Key of ISA using MIPS
  - Design Principles
  - Instructions
  - Instruction formats
  - Addressing modes



## ISA or Instruction Set

- The level between the high-level languages and the hardware
- When new hardware architecture comes along ...
  - Can add new features to exploit new hardware capabilities
  - Need to maintain backward compatibility



ISA-level code is what a compiler outputs

- ISA-level code is what a compiler outputs
- Compiler writer needs to know
  - Memory model
  - Types of registers are available
  - What instructions are available
    - Instruction formats
    - Opcodes
  - Exceptional conditions

- An ISA includes a specification of the set of opcodes (machine language), the native commands implemented by a particular processor
- Related to programming includes
  - Native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception handling, and external I/O

- Distinguished from the microarchitecture
  - MAL which is the set of processor design techniques used to implement the instruction set
- Computers with different microarchitectures can share a common instruction set
- For example:
  - The <u>Intel Pentium</u> and the <u>AMD Athlon</u> implement nearly identical versions of the <u>x86</u> instruction set, but have radically different internal designs

- Stored Program Concept
  - Fetch & Execute Cycle
    - Instructions are fetched and put into a special register
    - Bits in the register control the subsequent actions (= execution)
    - Fetch the next instruction and repeat
- Instructions
  - Encoded in binary, called machine code

Opcode Operand Reference Operand Reference
--

## **ISA Instructions**

- More primitive than higher level languages,
  - e.g., no sophisticated control flow such as while or for loops
- Different computers have different instruction sets
  - But with many aspects in common
- Computers have very simple instruction sets
  - Makes the Implementation Simple

## Instruction Set

- The complete collection of instructions that are understood by a CPU
  - Can be considered as a functional spec for a CPU
    - Implementing the CPU in large part is implementing the machine instruction set
- Machine Code is rarely used by humans
  - Binary numbers / bits
  - Usually represented by human readable assembly codes
  - In general, one assembler instruction equals one machine instruction

## **Elements of an Instruction**

- Operation code (Op code)
  - Do this
- Source Operand reference
  - To this
- Result Operand reference
  - Put the result here
- Next Instruction Reference
  - When you have done that, do this...
  - Next instruction reference often implicit (sequential execution)

# **Operands**

- Main memory (or virtual memory or cache)
  - Requires address
- CPU register
- I/O device
  - Several forms:
    - Specify I/O module and device
    - Specify address in I/O space
    - Memory-mapped I/O just another memory address

# Sample Instruction Format

N bits

Opcode	Operand Reference	Operand Reference
X hits	Y bits	Z bits

# Key of ISA

#### **Operations**

What operations are provided??

#### Operands

- How many? how big?
- How are memory addresses computed?

#### How many registers?

#### Where do operands reside?

e.g., can you add contents of memory to a register?

#### Instruction length

• Are all instructions of the same length?

#### Instruction format

Which bits designate for what purpose??

## **Operations OR Instruction Types**

- Data processing
  - Arithmetic and logical instructions
- Data storage (main memory)
- Data movement (I/O)
- Program flow control
  - Conditional and unconditional branches
  - Call and Return

# **ISA Architecture Types**

Classification according to,

- Type of INTERNAL STORAGE in CPU
- Type and no. of OPERANDS

# **ISA Architecture Types**

- In the CPU, type of INTERNAL STORAGE is the most basic differentiation in ISA
  - Stack, Accumulator or Set of registers
- Accordingly architectures are named:
  - Stack architecture
  - Accumulator architecture
  - Register architecture

# **ISA Architecture Types**

- Operands may be named explicitly or implicitly
  - Stack architecture
    - Implicitly on the top of the stack
  - Accumulator architecture
    - One operand is implicitly the accumulator
  - General-purpose register architectures
    - Only explicit operands—either registers or memory locations
    - Operands may be accessed directly from memory or may need to be first loaded into temporary storage, depending on the class of instruction and choice of specific instruction

- Classification of Register Architecture according to the type of operands
  - Load-store or register-register machines
    - With no memory reference per ALU instruction
  - Register-memory
    - Instructions with one memory operands per typical ALU instruction
  - Memory-memory
    - Instructions with one or more than one memory operand

# **ISA ISA Architecture Types**

- Code C=A+B,
- On these three classes of instruction sets where A, B and C all belong in Memory

		3. Register	
1. Stack	2. Accumulator	Register- Memory	Load-Store

# ISA ISA Architecture Types

- Code C=A+B,
- On these three classes of instruction sets where A, B and C all belong in Memory

		3. Register	
1. Stack	2. Accumulator	Register- Memory	Load-Store
Push A			
Push B			
Add			
Pop C			

# ISA ISA Architecture Types

- Code C=A+B,
- On these three classes of instruction sets where A, B and C all belong in Memory

		3. Register	
1. Stack	2. Accumulator	Register- Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C		

#### Classes of register architecture

- 3.1 Register-memory architecture

  Can access memory as part of any instruction
- 3.2 Load-store or register-register architecture
- 3.3 Memory-memory architecture

		3. R	egister
1. Stack	2. Accumulator	Register- Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C	Load R1, A Add R1, B Store C, R1	

#### Classes of register architecture

- 3.1 Register-memory architecture
  Can access memory as part of any instruction
- 3.2 Load-store or register-register architecture

  Can access memory only with load and store instructions
- 3.3 Memory-memory architecture

	3. Register		egister
1. Stack	2. Accumulator	Register- Memory	Load-Store
Push A	Load A	Load R1, A	Load R1, A
Push B	Add B	Add R1, B	Load R2, B
Add	Store C	Store C, R1	Add R3, R1, R2
Pop C			Store C, R3

- Third class of register architecture
  - 3.3 Memory-Memory architecture
    - Keeps all operands in memory
    - Not found in today's machines

		3. R	egister
1. Stack	2. Accumulator	Register- Memory	Load-Store
Push A Push B Add Pop C	Load A Add B Store C	Load R1, A Add R1, B Store C, R1	Load R1, A Load R2, B Add R3, R1, R2 Store C, R3

#### General Two classes of Register Architecture

- 3.1 Register-memory architecture
  - Can access memory as part of any instruction
- 3.2 Load-store or register-register architecture
  - Can access memory only with load and store instructions

		3. R	egister
1. Stack	2. Accumulator	Register- Memory	Load-Store
Push A	Load A	Load R1, A	Load R1, A
Push B	Add B	Add R1, B	Load R2, B
Add	Store C	Store C, R1	Add R3, R1, R2
Pop C			Store C, R3

Utilized in today's machine

- Example Code (A\*B)–(C\*D)–(E\*F)
- On a stack architecture
  - Must be evaluated left to right, unless special operations or swaps of stack positions are done
  - A stack cannot be accessed randomly
- On an accumulator architecture
  - Creating lots of bus traffic
- On a register architecture
  - May be evaluated by multiplying in any order, which may be more efficient because of the location of the operands or because of pipelining

- Most Early Machines used
  - Stack or Accumulator-style architectures
  - Dedicating components / registers for special uses
    - Less number of general-purpose registers
    - Trying to allocate variables to registers will not be profitable

# ISA-Load-Store Reg. Architecture

- Machines designed after 1980 uses a load-store register arch., the registers are used for variables
  - To reduce memory traffic
  - To speed up the program
    - As registers are faster than memory
  - To improve the code density
    - Fewer bits are needed to represent the register than the memory location
- Registers are easier for a compiler to use and can be used more effectively than other forms of internal storage

### ISA-Load-Store Reg. Architecture

- How many registers are sufficient?
  - Answer depends on how they are used by the compiler
- Most compilers reserve
  - Some registers for expression evaluation
  - Some for parameter passing
  - Remainder to be allocated to hold variables

### ISA

- GPR's major concern-the no. of operands for a typical arithmetic or logical instruction
  - 1. Whether ALU instruction has two or three operands
    - 3-operand instruction format
      - Instruction contains a result and two source operands
    - 2-operand instruction format
      - One of the operands is both a source and a result for the operation
  - 2. How many of the operands may be memory addresses in ALU instructions
    - May vary from none to three

### ISA

 Summary of Classification of Architectures according to the type of operands

#### **ISA** – GPR Architecture

- 1) Register-register (0-Memory + 3-Reg = Total 3)
  - Advantage
    - Simple, fixed-length instruction encoding
    - Simple code-generation model
    - Instructions take similar numbers of clocks to execute
  - Disadvantage
    - Higher instruction count than architectures having memory references in instructions
    - Some instructions are short and bit encoding may be wasteful
  - Example SPARC, MIPS, PowerPC, ALPHA

#### **ISA** – GPR Architecture

- 2) Register memory (1- Memory + 1-Reg= Total 2)
  - Advantage
    - Data can be accessed without loading first
    - Instruction format tends to be easy to encode and yields good density
  - Disadvantage
    - Operands are not equivalent since a source operand in a binary operation is destroyed
    - Encoding a register number and a memory address in each instruction may restrict the number of registers
    - Clocks per instruction varies by operand location
  - \* Example Intel 80x86, Motorola 68000

#### **ISA** – GPR Architecture

- 3) Memory-memory (3-Memory + 0-Reg = Total-3)
  - Advantage
    - Most compact
    - Doesn't waste registers for temporaries
  - Disadvantage
    - Large variation in instruction size, especially for threeoperand instructions
    - Also, large variation in work per instruction
    - Memory accesses create memory bottleneck
  - Example VAX

### ISA

- Summary, In general,
  - Machines with fewer alternatives make the compiler's task simpler since there are fewer decisions for the compiler to make
  - Machines with a wide variety of flexible instruction formats reduce the number of bits required to encode the program
  - A machine that uses a small number of bits to encode the program is said to have good instruction density—a smaller number of bits do as much work as a larger number on a different architecture
  - \* The no. of registers also affects the instruction size

### **Operands**

- How many operands are supported?
  - 3 operands
  - 2 operands
  - 1 operand
  - \* 0 operand

- 3 operands
  - Operand 1, Operand 2, Result
  - \* a = b + c;
  - add ax, bx, cx
  - May be a fourth address next instruction (usually implicit)[not common]
- Instructions are long because 3 or more operands have to be specified

#### 2 Operands

- One address doubles as operand and result
- \*a = a + b
- add ax, bx
- Reduces length of instruction over 3-address format
- Requires some extra work by processor
- Temporary storage to hold some results

- 1 Operand
  - Implicit second address
  - Usually a register (accumulator)
  - Common on early machines
- Used in some Intel x86 instructions with implied operands
  - mul ax
  - idiv ebx

- 0 (zero) Operand
  - All addresses implicit
  - Uses a stack- X87 example c = a + b:
    - push a
    - push b
    - fadd //a+b, pop stack
    - store and pop c
- Can reduce to 3 instructions:
  - push a
  - push b
  - faddp c ; //add and pop

#### Computation of Y = (a-b) / (c + (d \* e))

- Three Operands instructions
- Two Operandsinstructions
- One Operand instructions

#### Computation of Y = (a-b) / (c + (d \* e))

- Three Operands instructions
  - sub y,a,b
  - mul t,d,e
  - add t,t,c
  - div y,y,t
- Two Operands instructions
  - mov y,a
  - sub y,b
  - mov t,d
  - mul t,e
  - add t,c
  - div y,t

#### Computation of Y = (a-b) / (c + (d \* e))

- One Operand instructions
  - load d
  - mul e
  - \* add c
  - store y
  - load a
  - \* sub b
  - div y
  - store y

## **How Many Operands?**

- More Operands
  - More complex instructions
  - More registers
    - Inter-register operations are quicker
  - Fewer instructions per program
  - More complexity in processor
- Fewer Operands
  - Less complex instructions
  - One address format however limits you to one register
  - More instructions per program
  - Less complexity in processor
    - Faster fetch/execution of instructions

- Viewed as a large single-dimension array with access by address
- A memory address is an *index* into the memory array
- Two views of Memory
  - Byte Addressing
    - The index points to a byte of memory, and that the unit of memory accessed by a load/store is a byte
  - Word Addressing


0	8 bits of data
1	8 bits of data
2	8 bits of data
3	8 bits of data
4	8 bits of data
5	8 bits of data
6	8 bits of data

. . .

- How many bytes (8 bits) and words (32 bits) can be accessed for 4 GB Memory?

  - $\bullet$  2<sup>30</sup> words with byte addresses 0, 4, 8, ... 2<sup>32</sup>-4
    - Words are aligned

- Why Word alignment?
  - Memories operate more efficiently this way
- Consider 8-byte (64-bit) words



- Bytes in a word can be numbered in two ways:
  - Big Endian
    - Most-significant byte at least address of a word
      - MIPS is Big Endian
  - Little Endian
    - Least-significant byte at least address
      - ? Is Little Endian

Example: Store the number 12 in 32 bits
 There will be 28 zeroes and then 1100
 (MSB) 00000000 00000000 00000000 00001100 (LSB)

		Big-endian	Little-endian
Byte	0:	0000 0000	0000 1100
	1:	0000 0000	0000 0000
	2:	0000 0000	0000 0000
	3:	0000 1100	0000 0000

The big-endian system 1100 is in **byte 3** The little-endian system 1100 is in **byte 0** 

#### ISA

- Example ISA's:
  - Digital's <u>VAX</u> (1977)
  - Intel's x86 (1978), but successful (IBM PC)
  - MIPS focus of text, used in assorted machines
  - PowerPC used in Mac's, IBM supercomputers, ...
- VAX and x86 are <u>CISC</u> ("Complex Instruction Set Computers")
  - Started in 70's
- MIPS and PowerPC are <u>RISC</u> ("Reduced Instruction Set Computers")
  - Almost all machines of 80's and 90's are RISC
    - Including VAX's successor, the DEC Alpha

### RISC vs. CISC

#### **RISC**

- Instructions in Instruction set of processor are simple and few in number
- Instructions to access memory
- only **LOAD/STORE**
- Instruction length Fixed
- Addressing modes Few
- Complexity in compiler
- Achieves shorten execution time by reducing the clock cycles per instruction (i.e. simple instructions take less time to interpret)

#### CISC

Many complex instructions

- Instructions to access memory many instructions can access
- Instruction length Variable
- Addressing modes Many
- Complexity in microcode
- Achieves shorten execution time by reducing the number of instructions per program

And many more as discussed in class...

### Example for RISC vs. CISC

#### Multiplication:

CISC: Mov ax,10 RISC: Mov ax,0

Mov bx,5

Mul bx, ax Mov cx, 5

Begin: Add ax,bx

Loop begin

The total clock cycles for the CISC version might be: (2 movs × 1 cycle) + (1 mul × 30 cycles)

= 32 cycles

■ While the clock cycles for RISC version is:

(3 movs × 1 cycle) + (5 adds × 1 cycle) + (5 loops × 1 cycle) = 13 cycles

### ISA

#### Design goals:

- Maximize performance
- Minimize cost
- Reduce design time

### The MIPS

Microprocessor without Interlocked Pipeline Stages

- RISC instruction set architecture (ISA)
- Large share of embedded core market
  - Applications in consumer electronics, network / storage equipment, cameras, printers, ...
- Typical of many modern ISAs

#### **MIPS Instruction Set**

- What should be considered?
  - Operations (MIPS Arithmetic)
  - MIPS Operand
    - Register
    - Memory

### **Operations (MIPS Arithmetic)**

#### Example:

```
■ C code: A = B + C
```

 $\blacksquare$  C code: A = B + C + D + E

• C code: F = (G + H) - (I + J)

• C code: G = H + A[8];

# **Operations (MIPS Arithmetic)**

#### Example:

- C code: A = B + C
- All MIPS arithmetic instructions have 3 operands
- Operand order is fixed (e.g., destination first)
- MIPS code: Add A, B, C

#### Example:

 $\blacksquare$  C code: A = B + C + D + E

#### ■ MIPS code:

Add A, B, C

Add A, A, D

Add A, A, E

#### Example:

■ C code: F = (G + H) - (I + J)

■ MIPS code:

Add F, G, H

Sub F, I, J

#### Example:

■ C code: F = (G + H) - (I + J)

MIPS code: //Use of temporary variables

Add \$t0, G, H

Add \$t1, I, J

Sub F, \$t0, \$t1

#### Design Principle 1:


- Simplicity favors regularity.
  - i.e. Regularity makes implementation simpler

 Simplicity enables higher performance at lower cost

### **MIPS Operand**

- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
  - Use for frequently accessed data
  - 32-bit data called a "word"

# **MIPS Registers and Memory**



### **MIPS Operand**

- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
  - Use for frequently accessed data
  - 32-bit data called a "word"
- Assembler names
  - \* \$t0, \$t1, ..., \$t9 for temporary values
  - \* \$s0, \$s1, ..., \$s7 for saved variables // C variables

### **MIPS Operand**

Only 32 Registers?

#### **Design Principle 2**:

- Smaller is faster.
- *Why?* 
  - Electronic signals have to travel further on a physically larger chip increasing clock cycle time
  - Smaller is also cheaper!

# **MIPS Register Operand**

C code:

$$f = (g + h) - (i + j);$$

Compiled MIPS code:

```
f, ..., j in $s0, ..., $s4
Add $t0, $s1, $s2
Add $t1, $s3, $s4
Sub $s0, $t0, $t1
```


## **MIPS Register Operand**

- Arithmetic instructions operands must be in registers
  - MIPS has only 32 registers
- Compiler associates variables with registers
- What about programs with lots of variables (arrays, etc.)?

## **MIPS Memory Operands**

- Main memory used for composite data
  - Arrays, structures, dynamic data
- To apply arithmetic operations
  - Load values from memory into registers
  - Store result from register to memory

# **MIPS Registers and Memory**



# **MIPS Memory Organization**

- Memory is byte addressed
- Each address identifies an 8-bit byte
- A word is 32 bits or 4 bytes
- Address must be a multiple of 4
- Words are aligned in memory
- Follows Big-Endian Ordering

#### MIPS Load/Store Instructions

<u>nstruction</u>	Meaning	<u>E</u>
		_

Add \$1, \$2, \$3 \$1 = \$2 + \$3

Sub \$1, \$2, \$3 \$1 = \$2 - \$3

Lw \$1, 100(\$s2) \$s1 = Memory[\$s2+100]

Sw \$s1, 100(\$s2) Memory[\$s2+100]= \$s1

# Instruction Format: R Type

## MIPS Operand - Register

Name	Register number	Usage	
\$zero	0	the constant value 0	
\$v0-\$v1	2-3	values for results and expression evaluation	
\$a0 <b>-</b> \$a3	4-7	4-7 arguments	
\$t0-\$t7	8-15 temporaries		
\$s0 <b>-</b> \$s7	16-23	saved	
\$t8-\$t9	24-25	more temporaries	
\$gp	28	global pointer	
\$sp	29	stack pointer	
\$fp	30	frame pointer	
\$ra	31	return address	

Register 1, called \$at, is reserved for the assembler; registers 26-27, called \$k0 and \$k1 are reserved for the operating system

\*Require 5 bits to select one register