

BINARY LOGIC AND GATES

igital circuits are hardware components that manipulate biral formation. The circuits are implemented using transistors atterconnections in complex semiconductor devices can attegrated circuits. Each basic circuit is referred to as a logic gase, as a specific logical operation. The output ates are applied to the inputs of other gates to form a digressit.

order to describe the operational properties of digital circulate need to introduce a mathematical notation that specifies peration of each gate and that can be used to analyze and describe known as Boolean algebras.

inary logic deals with binary variables, which take on vo discrete values, and with the operations of athematical logic applied to these variables.

ssociated with the binary variables are three basic gical operations called AND, OR, and NOT.

AND. This operation is represented by a dot or by ne absence of an operator. For example, $Z=X \cdot Y$ or Z=XY is read "Z is equal to X AND Y." The logical peration AND is interpreted to mean that Z=1 if and any if X=1 and Y=1; otherwise Z=0.

$$0 \cdot 0 = 0$$
 $0 \cdot 1 = 0$
 $1 \cdot 0 = 0$
 $1 \cdot 1 = 1$

This operation is represented by a plus symbol. For example, Z = X + Y ead "Z is equal to X OR Y," meaning that Z = 1 if X = 1 or if Y = 1, or if Y = 1 and Y = 1. Z = 0 if and only if X = 0 and Y = 0.

T. This operation is represented by a bar over the variable. For example, \overline{X} is read "Z is equal to NOT X," meaning that Z is what X is not. In er words, if X = 1, then Z = 0; but if X = 0, then Z = 1. The NOT operation is also referred to as the *complement* operation, since it changes a 1 to 0 to 1.

$$0 + 0 = 0$$

 $0 + 1 = 1$

$$1 + 0 = 1$$

$$1 + 1 = 1$$

truth table for an operation is a table of combinations of the inary variables showing the relationship between the valuation the variables take on and the values of the result of the

he truth tables for the operations AND, OR, and NOT and nown below.

☐ TABLE 1 Truth Tables for the Three Basic Logical Operations

AND					NOT		
X	Υ	$z = x \cdot y$	X	Y	Z = X + Y	X	$z = \overline{x}$
0	0	0	0	0	0	0	1
0	1	0	0	1	1	1	0
1	0	0	1	0	1	-	
1	1	1	1	1	1		

Logic Gates

- gic gates are electronic circuits that operate on one or nout signals to produce an output signal.
- e input terminals of logic gates accept binary signals within owable range and respond at the output terminals with birgnals that fall within a specified range.
- e intermediate regions between the allowed ranges in the fig e crossed only during changes from 1 to 0 or from 0 to 1.
- ese changes are called transitions, and the intermediate regined called the transition regions.

Logic Gates


e graphics symbols used to designate the three types of gate ID, OR, and NOT—are shown below.


$$Z = X \cdot Y$$

$$X =$$

(a) Graphic symbols

Logic Gates





BOOLEAN ALGEBRA

Boolean expression is an algebraic expression formed by usinary variables, the constants 0 and 1, the logic operaymbols, and parentheses.

coolean function can be described by a Boolean equationsisting of a binary variable identifying the function followed nequals sign and a Boolean expression.

Annulment Law – A term AND´ed with a "0" equals 0 or OR´ed with a "1" will equal 1

A.0 = 0 A variable AND'ed with 0 is always equal to 0

A + 1 = 1 A variable OR'ed with 1 is always equal to 1

Identity Law – A term OR´ed with a "0" or AND´ed with a "1" will always equal that term

A + 0 = A A variable OR'ed with 0 is always equal to the variable

A. 1 = A A variable AND'ed with 1 is always equal to the variable

<u>dempotent Law</u> – An input that is AND´ed or OR´ed with itself is equal to that nput

A + A = A A variable OR'ed with itself is always equal to the variable

A.A = A A variable AND'ed with itself is always equal to the variable

Complement Law – A term AND ed with its complement equals "0" and a term OR ed with its complement equals "1"

 $A.\overline{A} = 0$ A variable AND'ed with its complement is always equal to 0

 $A + \overline{A} = 1$ A variable OR'ed with its complement is always equal to 1

<u>Commutative Law</u> – The order of application of two separate terms is not mportant

A.B = B.A The order in which two variables are AND'ed makes no difference

A + B = B + A The order in which two variables are OR'ed makes no difference

<u>Double Negation Law</u> – A term that is inverted twice is equal to the original erm

A = A A double complement of a variable is always equal to the variable

<u>Distributive Law</u> – This law permits the multiplying or factoring out of an expression.

$$A(B + C) = A.B + A.C$$
 (OR Distributive Law)

$$A + (B.C) = (A + B).(A + C)$$
 (AND Distributive Law)

Absorptive Law – This law enables a reduction in a complicated expression to a simpler one by absorbing like terms.

$$A + (A.B) = A$$
 (OR Absorption Law) Since A+AB = A(1+B) = A.1 = A;

$$A(A+B) = A \quad (AND Absorption Law)$$

$$A(A+B) = AA+AB = A+AB = A(1+B) = A.1 = A;$$

ssociative Law – This law allows the removal of brackets from an expression of regrouping of the variables.

$$A + (B + C) = (A + B) + C = A + B + C$$
 (OR Associate Law)

$$A(B.C) = (A.B)C = A.B.C$$
 (AND Associate Law)

- de Morgan's Theorem There are two "de Morgan's" rules or theorems,
- 1) Two separate terms NOR´ed together is the same as the two terms inverted Complement) and AND´ed for example: $\overline{A+B} = \overline{A} \cdot \overline{B}$
- 2) Two separate terms NAND ed together is the same as the two terms inverted Complement) and OR ed for example: $\overline{A.B} = \overline{A} + \overline{B}$

(a)	X	Υ	X + Y	X + Y	(b) X	Y	X	Y	X ⋅ Y
	0	0	0	1	0	0	1	1	1
	0	1	1	0	0	1	1	0	0
	1	0	1	0	1	0	0	1	0
	1	1	1	0	1	1	0	0	0

Boolean function refers to a function having n number of entries of ariables, so it has 2n number of possible combinations of the given ariables. Such functions would only assume 0 or 1 in their output.

n example of a Boolean function is, f(p,q,r) = p X q + r. We are implementinese functions with the logic gates.

e make use of an algebraic expression known as the Boolean Expression to escribe the Boolean Function.

ne Boolean Expression contains the logic operation symbols, binary variable and the constants 1 and 0. Let us now consider the example given below:

$$(W, X, Y, Z) = W + X\overline{Y} + WZY$$
 Equation No. 1

ne left side of this equation here represents the output B. So we can state quation no. 1

$$= W + X\bar{Y} + WZY$$

uth Table Formation

'e use a truth table to represent a table that has all the combinations of inp

ong with their corresponding results.

F(W, X, Y) = W + XY

h	nputs	Output	
W	Х	Υ	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

uth Table Formation

A Boolean function may be transferred from an algebraic expression nto a logic diagram composed of AND, OR and NOT gates

TABLE 2-2 Truth Tables for $F_1 = xyz'$, $F_2 = x + y'z$, $F_3 = x'y'z + x'yz + xy'$, and $F_4 = xy' + x'z$

_	X	У	Z	F	F ₂	F ₃	F4
	0	0	0	0	0	0	0
	0	0	1	0	1	1	1
	0	1	0	0	0	0	0
	0	1	1	0	0	1	1
	1	0	0	0	1	1	1
	1	0	1	0	1	1	1
	1	1	0	1	I	0	0
	1	1	1	0	1	o	ŏ
8			1				999

oolean algebra is a useful tool for simplifying digital circu onsider, for example, the Boolean function represented by

$$F = \overline{X}YZ + \overline{X}Y\overline{Z} + XZ$$

$$F = \overline{X}YZ + \overline{X}Y\overline{Z} + XZ$$

$$= \overline{X}Y(Z + \overline{Z}) + XZ$$


$$= \overline{X}Y \cdot 1 + XZ$$


$$= \overline{X}Y + XZ$$

Distributive Law

Complement Law

Identity Law





Truth Table for Boolean Function							
X	Υ	Z	(a) F	(b) F			
0	0	0	0	0			
0	0	1	0	0			
0	1	0	1	1			
0	1	1	1	1			
1	0	0	0	0			
1	0	1	1	1			
1	1	0	0	0			
1	1	1	1	1			

Minimise the following functions using algebraic method:

CANONICAL AND STANDARD FORMS

Boolean function expressed algebraically can be written i ariety of ways.

here are, however, specific ways of writing algebraic equatinate are considered to be standard forms.

he standard forms facilitate the simplification procedures oolean expressions and, in some cases, may result in mesirable expressions for implementing logic circuits.

STANDARD FORMS

The standard forms contain *product terms* and *sum terms*. An example of a product term is $X\overline{Y}Z$. This is a logical product consisting of an AND operation among three literals. An example of a sum term is $X + Y + \overline{Z}$. This is a logical sum consisting of an OR operation among the literals. In Boolean algebra, the words product and "sum" do not imply arithmetic operations; instead, they specify the logical operations AND and OR, respectively.

CANONICAL AND STANDARD FORMS

Boolean algebra, Boolean function can be expressed anonical Disjunctive Normal Form known as **minterm** and so re expressed as Canonical Conjunctive Normal Form known as **maxterm**.

product term in which all the variables appear exactly of the complemented or uncomplemented, is called a *minterm*.

s one characteristic is that it represents exactly one combina f binary variable values in the truth table. It has the value 1 hat combination and 0 for all others.

Minterms for Three Variables

X	Υ	Z	Product Term	Symbol	m _o	m ₁	m ₂	m ₃	m ₄	m ₅	m ₆	
0	0	0	$\overline{X}\overline{Y}\overline{Z}$	\mathbf{m}_0	1	0	0	0	0	0	0	
0	0	1	$\overline{X}\overline{Y}Z$	m_1	0	1	0	0	0	0	0	
0	1	0	$\overline{X}Y\overline{Z}$	m ₂	0	0	1	0	0	0	0	
0	1	1	$\overline{X}YZ$	m ₃	0	0	0	1	0	0	0	
1	0	0	$X\overline{Y}\overline{Z}$	m_4	0	0	0	0	1	0	0	
1	0	1	$X\overline{Y}Z$	m ₅	0	0	0	0	0	1	0	
1	1	0	$XY\overline{Z}$	m ₆	0	0	0	0	0	0	1	
1	1	1	XYZ	\mathbf{m}_7	0	0	0	0	0	0	0	

sum term that contains all the variables in complemented ncomplemented form is called a maxterm.

gain, it is possible to formulate 2^n maxterms with n variables.

ach maxterm is a logical sum of the three variables, with eariable being complemented if the corresponding bit of the birumber is 1 and uncomplemented if it is 0.

Maxterms for Three Variables

X	Y	Z	Sum Term	Symbol	Mo	M ₁	M_2	M ₃	M ₄	M ₅	Me	M ₇
0	0	0	X + Y + Z	\mathbf{M}_0	0	1	1	1	1	1	1	1
0	0	1	$X + Y + \overline{Z}$	M_1	1	0	1	1	1	1	1	1
0	1	0	$X + \overline{Y} + Z$	M_2	1	1	0	1	1	1	1	1
0	1	1	$X + \overline{Y} + \overline{Z}$	M_3	1	1	1	0	1	1	1	1
1	0	0	$\overline{X} + Y + Z$	M_4	1	1	1	1	0	1	1	1
1	0	1	$\overline{X} + Y + \overline{Z}$	M_5	1	1	1	1	1	0	1	1
1	1	0	$\overline{X} + \overline{Y} + Z$	M_6	1	1	1	1	1	1	0	1
1	1	1	$\overline{X} + \overline{Y} + \overline{Z}$	M_7	1	1	1	1	1	1	1	0

onsider the Boolean function F in Table

Boolean Functions of Three Variables

				V. V. 31 - 31 - 31 - 32 - 32 - 33 - 34 - 34 - 34 - 34 - 34
Υ	Z	F	F	$F = \overline{X}\overline{Y}\overline{Z} + \overline{X}Y\overline{Z} + X\overline{Y}Z + XYZ = m_0 + m_2 + m_2$
			1190	
0	0	1	0	$\overline{F}(X,Y,Z) = \overline{X}\overline{Y}Z + \overline{X}YZ + X\overline{Y}\overline{Z} + XY\overline{Z} = m_1 + m_3 + m_3 + m_4 + m_5 + m_$
0	1	0	1	
1	0	1	0	
1	1	0	1	
0	0	0	1	
0	1	1	0	
1	0	0	1	
1	1	1	0	
	0 0 1 1 0 0 1	0 0 0 1 1 0 1 1 0 0 0 1	0 0 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 1 1	0 0 1 0 0 1 0 1 1 0 1 0 1 1 0 1 0 0 1 0 0 0 1 0 0 1 1 0

			Minterms	Maxterms
X	Y	Z	Product Terms	Sum Terms
0	0	0	$m_o = \overline{X} \cdot \overline{Y} \cdot \overline{Z} = \min(\overline{X}, \overline{Y}, \overline{Z})$	$M_{\theta} = X + Y + Z = \max(X, Y, Z)$
0	0	1	$m_{_{I}} = \overline{X} \cdot \overline{Y} \cdot Z = \min(\overline{X}, \overline{Y}, Z)$	$M_1 = X + Y + \overline{Z} = \max(X, Y, \overline{Z})$
0	1	0	$m_{\scriptscriptstyle \mathcal{Z}} = \overline{X} \cdot Y \cdot \overline{Z} = \min \left(\overline{X}, Y, \overline{Z} \right)$	$M_2 = X + \overline{Y} + Z = \max(X, \overline{Y}, Z)$
0	1	1	$m_3 = \overline{X} \cdot Y \cdot Z = \min(\overline{X}, Y, Z)$	$M_3 = X + \overline{Y} + \overline{Z} = \max(X, \overline{Y}, \overline{Z})$
1	0	0	$m_{\scriptscriptstyle d} = X \cdot \overline{Y} \cdot \overline{Z} = \min \left(X, \overline{Y}, \overline{Z} \right)$	$M_4 = \overline{X} + Y + Z = \max(\overline{X}, Y, Z)$
1	0	1	$m_{\scriptscriptstyle{S}} = X \cdot \overline{Y} \cdot Z = \min \left(X, \overline{Y}, Z \right)$	$M_{5} = \overline{X} + Y + \overline{Z} = \max(\overline{X}, Y, \overline{Z})$
1	1	0	$m_{\varepsilon} = X \cdot Y \cdot \overline{Z} = \min(X, Y, \overline{Z})$	$M_6 = \overline{X} + \overline{Y} + Z = \max(\overline{X}, \overline{Y}, Z)$
1	1	1	$m_7 = X \cdot Y \cdot Z = \min(X, Y, Z)$	$M_7 = \overline{X} + \overline{Y} + \overline{Z} = \max(\overline{X}, \overline{Y}, \overline{Z})$

The following is a summary of the most important properties of minterms:

- 1. There are 2^n minterms for n Boolean variables. These minterms can be generated from the binary numbers from 0 to $2^n 1$.
- 2. Any Boolean function can be expressed as a logical sum of minterms.
- The complement of a function contains those minterms not included in the original function.
- 4. A function that includes all the 2^n minterms is equal to logic 1.

Minterms and Maxterms

le perform Sum of minterm also known as Sum of products (SOP).

le perform Product of Maxterm also known as Product of sum (POS).

oolean functions expressed as a sum of minterms or product of maxter re said to be in canonical form.

Sum of Products (SOP)

The sum of products (SOP) expression of a Boolean function can be obtaine from its truth table summing or performing OR operation of the product term corresponding to the combinations containing a function value of 1.

In the product terms the input variables appear either in true (uncomplemented form if it contains the value 1, or in complemented form if it possesses the valu 0.

Now, consider the following truth table in Figure 2.11, for a three-input function. Y. Here the output Y value is 1 for the input conditions of 010, 100, 101, and 110 and their corresponding product terms are A'BC', AB'C', AB'C, and AB0 respectively.

Sum of Products (SOP)

The final sum of products expression (SOP) for the output Y is derived by summing or performing an OR operation of the four product terms as shown below.

$$Y = A'BC' + AB'C' + AB'C + ABC'$$

Figure 2.11

	Inputs			Product terms	Sum to
A	В	C	Y		
0	0	0	0		A + B
0	0	1	0		A + B
0	1	0	1	A'BC'	
0	1	11	0		A + B'
1	0	0	1	AB'C'	
1	0	1	1	AB'C	
1	1	0	1	ABC'	
1	1	1	0		A' + B

Sum of Products (SOP)

In general, the procedure of deriving the output expression in SOP forr from a truth table can be summarized as below.

- 1. Form a product term for each input combination in the table, containin an output value of 1.
- Each product term consists of its input variables in either true form complemented form. If the input variable is 0, it appears in complemente form and if the input variable is 1, it appears in true form.
- To obtain the final SOP expression of the output, all the product term are OR operated.

Product of Sums (POS)

The product of sums (POS) expression of a Boolean function can also be obtained from its truth table by a similar procedure.

Here, an AND operation is performed on the sum terms corresponding to the combinations containing a function value of 0.

In the sum terms the input variables appear either in true (uncomplemented form if it contains the value 0, or in complemented form if it possesses the value 1.

Now, consider the same truth table as shown in Figure 2.11, for a three-input function Y. Here the output Y value is 0 for the input conditions of 000, 001, 01 and 111, and their corresponding product terms are A + B + C, A + B + C', A + B', and A' + B' + C' respectively.

Product of Sums (POS)

Final product of sums expression (POS) for the output Y is derived by performing an AND operation of the four sum terms as shown below.

$$Y = (A + B + C) (A + B + C') (A + B' + C') (A' + B' + C')$$

- In general, the procedure of deriving the POS form from a truth table can be summarized as below.
- 1. Form a sum term for each input combination in the table, containing an outp value of 0.
- 2. Each product term consists of its input variables in either true form complemented form. If the input variable is 1, it appears in complemented for and if the input variable is 0, it appears in true form.
- 3. To obtain the final POS expression of the output, all the sum terms are AN operated.

Karnaugh map (K-map), introduced by Maurice Karnaugh in 1953

The K-map method of solving the logical expressions is referred to as the graphical technique of simplifying Boolean expressions. Ke maps are also referred to as 2D truth tables.


K-maps basically deal with the technique of inserting the values of the output variable in cells within a rectangle or square grical according to a definite pattern.

The number of cells in the K-map is determined by the number of input variables and is mathematically expressed as two raised the power of the number of input variables, i.e., 2^n , where the number of input variables is n.

ray Coding


- Each cell within a K-map has a definite place-value which is obtained sing an encoding technique known as Gray code.
- the specialty of this code is the fact that the adjacent code values differable of this code is the fact that the adjacent code values differable by a single bit.
- that is, if the given code-word is 01, then the previous and the next cod words can be 11 or 00, in any order, but cannot be 10 in any case.
- n K-maps, the rows and the columns of the table use Gray code-labelized in turn represent the values of the corresponding input variable this means that each K-map cell can be addressed using a unique Gracode-Word.


'hese concepts are urther emphasized by a ypical 16-celled K-map hown in below diagram, which can be used to implify a logical xpression comprising of -variables (A, B, C and D nentioned at its top-left orner).



example, the grey colored cell of the K-map shown can be addressed using the code-word "0101" will quivalent to 5 in decimal (shown as the green number in the figure) and corresponds to the input able combination ABCD or A+B+C+D, depending on whether the input–output relationship is express OP (sum of products) form or POS (product of sums) form, respectively.

larly, ABCD or A+B+C+D refers to the Gray code-word of "1011", equivalent to 11 in decimal (again wn in green in the figure), which in turn means that we are addressing the pink-colored K-map cell in






ule-01:

Ve can either group O's with O's or 1's with 1's but we can not group O's and 1's together representing don't care can be grouped with O's as well as 1's.

ule-02: Groups may overlap each other.

<u>ule-03:</u>

We can only create a group whose number of cells can be represented in the power of 2 nother words, a group can only contain 2ⁿ i.e. 1, 2, 4, 8, 16 and so on number of cells.




<u>ule-04:</u>


roups can be only either horizontal or vertical.

Ve can not create groups of diagonal or any other shape.

<u>ule-05:</u>

Each group should be as large as possible.






ule-06:

pposite grouping and corner grouping are allowed.

he example of opposite grouping is shown illustrated in Rule-05.

he example of corner grouping is shown below.



ule-07:

here should be as few groups as possible.

With this idea of K-maps, let us now move on to the procedure employed in designing an optimal (in terms of the number of gate used to realize the logic) digital system.

We'll start with a given problem statement.

Example 1:

Design a digital system whose output is defined as logically logify the 4-bit input binary number is a multiple of 3; otherwise the output will be logically high. The output is defined if an only if the input binary number is greater than 2.

tep 1: Truth Table

- n the given example:
- Number of input variables = 4, which we will call A, B, C and D.
- Number of output variables = 1, which we will call Y where
- ? = Don't Care, if the input number is less than 3 (orange entries in he truth table)
- ? = 0, if the input number is an integral multiple of 3 (green entries n the truth table)
- y = 1, if the input number is not an integral multiple of 3 (blue entries in the truth table)

Truth Table

Inputs		Decimal	Output		
Α	В	С	D	Equivalent	Υ
0	0	0	0	0	X
0	0	0	1	1	X
0	0	1	0	2	X
0	0	1	1	3	0
0	1	0	0	4	1
0	1	0	1	5	1
0	1	4	0	6	0
0	1	1	1	7	1
1	0	0	0	8	1
1	0	0	1	9	0
1	0	1	0	10	1
1	0	1	1	11	1
1	1	0	0	12	0
1	1	0	1	13	1
1	1	1	0	14	1
1	1	1	1	15	0

where X indicates Don't Care Condition

tep 2: Select and Populate K-Map

rom Step 1, we know the number of input variables involved in the ogical expression from which size of the K-map required will be decided.

urther, we also know the number of such K-maps required to design the esired system as the number of output variables would also be know efinitely.

his means that, for the example considered, we require a single (due ne output variable) K-map with 16 cells (as there are four inpuariables).

ext, we have to fill the K-map ells with one for each interm, zero for each axterm, and X for Don't are terms. The procedure is be repeated for every single atput variable.

ence for this example, we et the K-map as shown in lagram.

AB CI	00	01	11	10
00	X	X 1	0	x
01	1	1	1	0
11	0	13	0	1
10	1 8	0 9	1	1

Step 3: Form the Groups

K-map simplification can also be referred to as the "simplification by grouping" technique as it solely relies on the formation of clusters.

That is, the main aim of the entire process is together as many ones (fo SOP solution) or zeros (for POS solution) under one roof for each of thoutput variables in the problem stated.


However, while doing so we have to strictly abide by certain rules and regulations:

- . The process has to be initiated by grouping the bits which lie is diacent cells such that the group formed contains the maximur number of selected bits.
- This means that for an n-variable K-map with 2^n cells, try to group for 2 ells first, then for 2^{n-1} cells, next for 2^{n-2} cells, and so on until th group" contains only 2^0 cells, i.e., isolated bits (if any).
- Note that the number of cells in the group must be equal to an integentation 2, i.e., 1, 2, 4, 8. . . .

The procedure must be applied for all adjacent cells of the Knap, even when they appear to be not adjacent—the top row is onsidered to be adjacent to the bottom row and the rightmost olumn is considered to be adjacent to the leftmost column, as the K-map wraps around from top to bottom and right to left.

- •3. A bit appearing in one group can be repeated in another group provided that this leads to the increase in the resulting group-size.
- •4. Don't Care conditions are to be considered for the grouping activity if and only if they help in obtaining a large group. Otherwise, they are to be neglected.

		SOP Form	Solution	
nber of groups having 16 cells		0		
nber of groups having 8 cells		0		
nber of groups having 4 cells	2	Group 1 (Ce	ells 0,2,8,10)	
e Enclosures in Figure 3)	_	Group 2 (Cells 0,1,4,5)		
nber of groups having 2 cells	1	Group 3 (Cells 5,7)	Group 4 (Cells 5,13)	
ange Enclosures in Figure 3)	+	Group 5 (Cells 10,11)	Group 6 (Cells 10,14)	




Step 4: Simplified Logical Expression

For each of the resulting groups, we have to obtain the corresponding ogical expression in terms of the input-variables.

This can be done by expressing the bits which are common amongst the Gray code-words which represent the cells contained within the considered group.

Finally, all these group-wise logical expressions need to be combine appropriately to form the simplified Boolean equation for the outprariable.

The same procedure must be repeated for every output variable of the given problem.





SOP Form S	SOP Form Solution				
Groups	Logical Expre				
Group 1	BŪ				
Group 2	ĀĒ				
Group 3	ĀBD				
Group 4	BŪD				
Group 5	ABC				
Group 6	ACD				

Thus, $Y = \overline{B}\overline{D} + \overline{A}\overline{C} + \overline{A}BD + B\overline{C}D + A\overline{B}C + AC\overline{D}$

ep 5: System

ign





POS Form Solution			
Groups	Logical Expression		
Group 1	A+B		
Group 2	B+C+D		
Group 3	A+C+D		
Group 4	Ā+B+C+D		
Group 5	$\overline{A}+\overline{B}+\overline{C}+\overline{D}$		
hus V = (Δ+R) (R+	-C+D) (A+C+D) (A+B+C+D) (A+B+C+D		

Don't Care Conditions

- n't cares in a Karnaugh map, or truth table, may be either 1s or 0s, as lor don't care what the output is for an input condition we never expect to see plot these cells with an asterisk, * or x, among the normal 1s and 0s.
- nen forming groups of cells, treat the don't care cell as either a **1** or a **0**, or ore the don't cares.
- s is helpful if it allows us to form a larger group than would otherwise be ssible without the don't cares. There is no requirement to group all or any each don't cares.
- ly use them in a group if it simplifies the logic.

nimize the following boolean functions

$$F(A, B, C, D) = \Sigma m(0, 2, 8, 10, 14) + \Sigma d(5, 15)$$

$$F(A, B, C) = \Sigma m(0, 1, 6, 7) + \Sigma d(3, 4, 5)$$

$$F(A, B, C) = \Sigma m(1, 2, 5, 7) + \Sigma d(0, 4, 6)$$

Minimize the following boolean functions

$$1 F(A, B, C, D) = ACD' + B'D'$$

2.
$$F(A, B, C) = A + B'$$


$$B. F(A, B, C) = A + B' + C'$$


$$G = ABC + ABD + E + ACF + ADF$$

$$G = AB(C+D) + E + A(C+D)F$$

$$G = (AB + AF)(C + D) + E$$

$$G = A(B+F)(C+D) + E$$





$$-$$
 (A + B).(A + C) = A + (B.C)

A.A + A.C + A.B + B.C - Distributive law

A + A.C + A.B + B.C - Idempotent AND law (A.A = A)

A(1 + C) + A.B + B.C - Distributive law

A.1 + A.B + B.C - Identity OR law (1 + C = 1)

A(1 + B) + B.C – Distributive law

A.1 + B.C - Identity OR law (1 + B = 1)

A + (B.C) - Identity AND law (A.1 = A)

$$\sim$$
(A * B) * (\sim A + B) * (\sim B + B) =

~A

$$-A + 0$$

~A

Complement law

Identity law

DeMorgan's law

Distributive law


Complement law

Identity law

In addition to AND, OR, and NOT gates, other logic gates like NAND and NOR are also used in the design of digital circuits. The NOT circuit inverts the logic sense of a binary signal.

The small circle (bubble) at the output of the graphic symbol of a NOT gate is formally called

negation indicator and designates the logical complement.



A universal gate is a gate which can implement any Boolean function without need to use an other gate type. The NAND and NOR gates are universal gates.

In practice, this is advantageous since NAND and NOR gates are economical and easier to fabricate and are the basic gates used in all IC digital logic families.

In fact, an AND gate is typically implemented as a NAND gate followed by an inverter not the other way around. Likewise, an OR gate is typically implemented as a NOR gate followed by a inverter not the other way around.

NAND Gate


The NAND gate represents the complement of the AND operation. Its name is an abbreviation of NOT AND.

The graphic symbol for the NAND gate consists of an AND symbol with a bubble on the output, denoting that a complement operation is performed on the output of the AND gate.

The truth table and the graphic symbol of NAND gate is shown in the figure.

The truth table clearly shows that the NAND operation is the complement of the AND.

X	Y	NAND
0	0	1
0	1	1
1	0	1
1	1	0



NOR Gate


The NOR gate represents the complement of the OR operation.

ts name is an abbreviation of NOT OR.

The graphic symbol for the NOR gate consists of an OR symbol with a bubble on the output, denoting that a complement operation is performed on the output of the OR gate.

The truth table and the graphic symbol of NOR gate is shown in the figure.

X	Υ	NAND
0	0	1
0	1	1
1	0	1
1	1	0



NAND Gate is a Universal Gate

To prove that any Boolean function can be implemented using only NAND gates, we will sho that the AND, OR, and NOT operations can be performed using only these gates.

mplementing an Inverter Using only NAND Gate The figure shows two ways in which a NAN gate can be used as an inverter (NOT gate).

1. All NAND input pins connect to the input signal A gives an output A'.



2. One NAND input pin is connected to the input signal A while all other input pins a connected to logic 1. The output will be A'.


mplementing AND Using only NAND Gates An AND gate can be replaced by NAND gates shown in the figure (The AND is replaced by a NAND gate with its output complemented by

NAND gate inverter).

A A B AB


mplementing OR Using only NAND Gates An OR gate can be replaced by NAND gates as shown in the figure (The OR gate is replaced by AND gate with all its inputs complemented by NAN state in contracts.)

gate inverters).



NOR Gate is a Universal Gate

The figure shows two ways in which a NOR gate can be used as an inverter (NOT gate). 1. A NOR input pins connect to the input signal A gives an output A'



 One NOR input pin is connected to the input signal A while all other input pins are connected to logic 0. The output will be A'.

mplementing OR Using only NOR Gates An OR gate can be replaced by NOR gates as shown the figure (The OR is replaced by a NOR gate with its output complemented by a NOR ga


nverter)

mplementing AND Using only NOR Gates An AND gate can be replaced by NOR gates as shown the figure (The AND gate is replaced by a NOR gate with all its inputs complemented by NOR is a second to the complement of the complement of


gate inverters)

Equivalent Gates:

The shown figure summarizes important cases of gate equivalence. Note that bubbles indicate complement operation (inverter). A NAND gate is equivalent to an inverted-input OR gate




An AND gate is equivalent to an inverted-input NOR gate.



A NOR gate is equivalent to an inverted-input AND gate.




An OR gate is equivalent to an inverted-input NAND gate.



Two NOT gates in series are same as a buffer because they cancel each other as A'' = A.





$$F = XY$$


XYF

$$F = X + Y$$

$$0 0 0 0 1 1 0$$


$$1 0$$







$$F = \overline{X}$$






$$F = X$$







OR-AND -INVERT
$$X$$
 Y
 Z
 $F = (\overline{W + X})(Y + \overline{Z})$

