High Frequency Trading Acceleration using FPGA + SoC

Brandon Reponte, Leeza Gutierrez-Ramirez, Rudy Osuna


But what is HFT?


 Sending Large numbers of orders to buy and sell assets in a fraction of a second

Only possible with optimized infrastructure

Pros: Provides market liquidity

Cons: Order Spoofing (market manipulation)







Source optimusfutures

Why? How?






Objectives



So Far... Literature Review



So Far... Ethernet



So Far... Ethernet

 Used a repository of a Taxi transport library that facilitates data transport and interfacing via Ethernet.


 Was able to generate the .bit file using the example design for ZCU106.

What's next:

- Adapt the example design for ZCU106 for the PYNQ-Z2 board.
- Use that .bit file to program the FPGA on the PYNQ-Z2 board.

Integrating BlueUDP core + Taxi-like AXI-Stream interface

- Compiled Bluespec SystemVerilog (BSV) source code from the blue-udp repository
 - Represents the core UDP/IP/Ethernet network processing unit.
- Merged the AXI-Stream interface (BlueUDP core) to a generic AXI-Stream interface
 - Simulating how it would connect to an Ethernet
 MAC (Taxi)
- Sends AXI-Stream packets into the adapter (simulating data from a MAC)
 - Monitors for AXI-Stream packets coming out of the adapter (simulating data going to a MAC)



Trading Logic :D

- Basic prototyping the Order Book Imbalance
 (OBI) core idea on Quantconnect
 - TickType.QUOTE Using Tick Quote data
- Problems?
 - Low Portfolio Turnover >100%
 - Low order amount for HFT strategy
- Will refine strategy after Ethernet is finalized
 - Will switch sources to synthetic data to simulate a full depth 5 order book

```
# Order Book Imbalance: OBI(t) = (B(t) - A(t)) / (B(t) + A(t))
obi = (bid vol - ask vol) / (bid vol + ask vol)
self.Debug(f"Time: {self.Time}, OBI: {obi}")
# Long signal - OBI > 0.7
if obi > 0.9 and not self.is long:
    if self.is short:
        # Close short position first
        self.Liquidate()
        self.is short = False
    # Enter long position
    self.SetHoldings(self.symbol, 0.95) # Using 95% of portfolio
    self.is_long = True
    self.Debug(f"LONG signal at OBI: {obi}")
# Short signal - OBI < -0.7
elif obi < -0.9 and not self.is_short:
    if self.is long:
        # Close long position first
        self.Liquidate()
        self.is long = False
    # Enter short position
    self.SetHoldings(self.symbol, -0.95)
    self.is short = True
    self.Debug(f"SHORT signal at OBI: {obi}")
```

What Now?

- Ethernet Receive and Transmission (In Progress)
- FAST UDP data processing
- Order book keeping
- ☐ Integration to SystemVerilog
- Simulation in Vivado
- Deployment onto PYNQ-Z2 board (If Time)

Conclusion

- Ethernet connection is a BIG hurdle and a bottleneck in the project.
- It's why we approached the problem from various perspectives.