


→ add \$rd, \$rs, \$rt $RFL[rd] \leftarrow RFL[rs] + RFL[rt]$




→ addu 000 - rs - rt - rd - 111 $RFL[rd] \leftarrow RFL[rs] + RFL[rt]$

→ sub \$rd, \$rs, \$rt $RFL[rd] \leftarrow RFL[rs] - RFL[rt]$
 000 - rs - rt - rd - 001 $RFL[rd] \leftarrow RFL[rs] \& RFL[rt]$
 → and 000 - rs - rt - rd - 100 $RFL[rd] \leftarrow RFL[rs] \& RFL[rt]$
 → or 000 - rs - rt - rd - 101 $RFL[rd] \leftarrow RFL[rs] | RFL[rt]$
 → xor 000 - rs - rt - rd - 110 $RFL[rd] \leftarrow RFL[rs] \wedge RFL[rt]$

$PC \leftarrow PC + 1$

shift left logical
 → sll \$rd, \$rs, \$sa $RFL[rd] \leftarrow RFL[rs] \ll sa$
 000 - rs - rt - rd - sa - 010 $PC \leftarrow PC + 1$




→ Sllr - shift right logical


\$rd, \$rs, sa

$$R[rd] \leftarrow R[rs] \gg sa$$

same as lsl




$$PC \leftarrow PC[31:28] \& \text{target_address} \ll 28$$




$$(PC \leftarrow (PC + 1) \& 0xf0000000) | (\text{target} \ll 2)$$

addi \$rt, \$rs, imm



$$RF[rt] \leftarrow RF[rs] + S_Ext(imm)$$


$$PC \leftarrow PC + 1$$




Load word (+ ALU)
`lw $rt, imm($rs)`

$$RF[rt] \leftarrow M[RF[rs] + S_Ext(imm)]$$

$$PC \leftarrow PC + 1$$



35×4 $\$rt, imm(\$rs)$ $M[RF[rs] + s_Ext(imm)] \leftarrow RF[rt]$
 3 3 3 7 $PC \leftarrow PC + A$



④ ALU

Branch if Equal

$\rightarrow beq \$rt, \rs, imm


if $(RF[rs] == RF[rt])$ then

$PC \leftarrow PC + 2 + s_Ext(imm) \ll 1$

else


$PC \leftarrow PC + 2$

6:0



→ andi \$rt, \$rs, imm

$RF[rt] \leftarrow RF[rs] \& Z_Ext(imm)$



→ ori \$rt, \$rs, imm $RF[rt] \leftarrow RF[rs] | Z_Ext(imm)$

[110 | rs | rt | immediate / offset]


accendi schema cu la andi

R:

opcode	rs	rt	rd	se	function
--------	----	----	----	----	----------

000	rs	rt	rd	0	000	- add
000				0	004	- sub
000				1	010	- sll
000				1	011	- srl
000				0	100	- and
000				0	101	- or
000				0	110	- xor
000				0	111	- addu

	3	3	3	4	
I	opcode	rs	rt	address/immediate	
	001				- addi
	010				- lwr
	011				- swr
	100				- seq
	101				- andi
	110				- ori



0. add \$1, \$0, \$0 // i = 0
 1. addi \$4, \$0, 7
 2. add \$2, \$0, \$0 // init index to mem
 3. add \$5, \$0, \$0 // sum = 0
 4. addi \$6, \$0, 1
 5. ~~beg~~ \$1, \$4, end-loop (9)
 6. lw \$3, A_addr(\$2)
 7. and \$6, \$6, \$3 elm. current & 1
 8. ~~beg~~ \$6, \$0, ~~dec~~ ^{dec} ~~even~~ ^{even} (2) // in \$6 am 1
 9. ~~addi~~ \$2, \$2, 1
 10. ~~addi~~ \$1, \$1, 1
 11. ~~begin loop~~ (5)] dec e impar true la
unmot. element doar

12. add \$5, \$5, \$6
 13. addi \$6, \$0, 1
 14. addi \$1, \$2, 1
 15. ~~addi~~ \$1, \$1, 1
 16. ~~begin loop~~ (5)
 17. sw \$5, sum_addr(\$7)

und loop

Code in C

int a[7] = {2, 3, 4, 5, 6, 7, 8}

int sum = 0;

for (int i = 0; i < 7; i++)

{ if (a[i] % 2 == 0)

{ sum = sum + a[i];

}

}

$\langle ? \rangle \in \{ \text{gez, ne, gtz} \}$

Tipuri de operații care se pun în paranteză la ALUOp și ALUCtrl: {+, -, {&}, {||}, {^}, {<<f}, {<<v}, {>>f}, {>>a}, {<}, & - AND, | - OR, ^ - XOR, l - logic, a - aritmetic, v - cu variabilă

Instruc țiune	Opcode Instr(15-13)	RegDst	ExtOp	ALUSr c	Branch	<Br?> (optional)	Jump	JmpR (optional) s	Mem Write	Memto Reg	Reg Write	ALUOp (1:0)	func Instr(2-0)	ALUCtrl (2:0)
ADD	000	1	0	0	0		0		0	0	1	000(+)	000	000
SUB	000	1	0	0	0		0		0	0	1	000(-)	001	001
SLL	000	1	1	0	0		0		0	0	1	000(<<)	010	010
SRL	000	1	1	0	0		0		0	0	1	000(>>)	011	011
AND	000	1	0	0	0		0		0	0	1	000(AND)	100	100
OR	000	1	0	0	0		0		0	0	1	000(OR)	101	101
XOR	000	1	0	0	0		0		0	0	1	000(XOR)	110	110
ADDU	000	1	0	0	0		0		0	0	1	000(ADDU)	111	111
ADDI	001	0	1	1	0		0		0	0	1	001(+)	-	000
LW	010	0	1	1	0		0		1	1	1	001(+)	-	000
SW	011	0	1	1	0		0		1	0	0	001(+)	-	000
BEQ	100	0	1	0	1		0		0	0	0	010(-)	-	001
ANDI	101	0	1	1	0		0		0	0	1	101	-	100
ORI	110	0	1	1	0		0		0	0	1	110	-	101
J	111	-	-	-	0		1		-	0	0	-	-	-

B"000_000_000_001_0_000", --add \$1,\$0,\$0 X 10
B"001_000_100_0000111", --addi \$4,\$0,7 X 2207
B"000_000_000_010_0_000", --add \$2,\$0,\$0 X 20
B"000_000_000_101_0_000", --add \$5,\$0,\$0 X 50
B"001_000_110_0000001", --addi \$6,\$0,1 X 2301

B"100_001_100_0001011", --b=cq \$1,\$4,11 X 860b
B"010_010_011_0000000", --lw \$3,\$_addr(\$2) X 4280
B"000_011_110_110_0_100", -- and \$6,\$6,\$3 X 0764

B"100_110_000_0000011", --b=cq \$6,\$0,3 X 9803
B"001_010_010_0000001", --addi \$2,\$2,1 X 2901
B"001_001_001_0000001", --addi \$1,\$1,1 X 2481
B"111_0000000000101", --J 5 X E005

B"000_110_101_101_0_000", --add \$5,\$5,\$6 X 1A40
B"001_000_110_0000001", --addi \$6,\$0,1 X 2301
B"001_010_010_0000001", --addi \$2,\$2,1 X 2901
B"001_001_001_0000001", --addi \$1,\$1,1 X 2481
B"111_0000000000101", --J 5 X E005

B"011_111_101_0000000", --sw \$5,\$_sum_addr(\$7) X 7E30

Trasarea execuției programului de test pentru MIPS16

Pas	SW(7:5)	"000"	"001"	"010"	"011"	"100"	"101"	"110"	"111"	De completat numai pentru instrucțiuni de salt	
	Instr (în asamblare)	Instr (hexa)	PC+1	RD1	RD2	Ext_Imm	ALURes	MemData	WD	BranchAddr	JumpAddr
0	add \$1,\$0,\$0	10	1	0	0	10	0	2	0		
1	addi \$4,\$0,7	2207	2	0	7	7	7	0	7		
2	add \$2,\$0,\$0	20	3	0	0	20	0	2	0		
3	add \$5,\$0,\$0	50	4	0	0	50	0	2	0		
4	addi \$6,\$0,1	2301	5	0	1	1	1	3	1		
5	lwo \$1,\$4,11	860b	6	0	7	9	fff9	0	fff9		
6	lwo \$3,A.add(\$2)	4980	7	0	2	0	0	2	2		
7	and \$6,\$6,\$3	0f64	8	2	1	64	0	2	0		
8	lwo \$6,\$0,3	9803	9	0	0	2	0	2	0		
9	add \$5,\$5,\$6	1Ad0	d	0	0	50	0	2	0		
10	addi \$6,\$0,1	2301	E	0	0	1	1	3	1		
11	addi \$2,\$2,1	2901	F	0	0	1	1	3	1		
12	addi \$1,\$1,1	2481	10	0	0	1	1	3	1		
13	li \$5	E005	11	0	0	5	0	2	0		
14	lwo \$1,\$4,11	860b	6	1	7	6	fffa	0	fffa		
15	lwo \$3,A.add(\$2)	4980	7	1	2	0	1	3	3		
	and \$6,\$6,\$3	0f64	8	3	1	64	1	3	1		