Fig. P6.38

6.39 For the ideal-diode circuit given in Fig. P6.38, reverse the polarity of the 3-V source. The input voltage to the resulting clipper circuit is $v_s = 12 \sin \omega t$ V. Determine the output voltage v_o and sketch this function.

6.44 The ideal-diode circuit shown in Fig. P6.44 is known as a **full-wave** (or **bridge**) rectifier circuit. Determine which diodes are ON and which are OFF when (a) $v_S > 0$ V, and (b) $v_S < 0$ V. Sketch the output voltage v_o for the case that the input voltage is $v_S = A \sin \omega t$ V.

3 kΩ ≥ ν.




Fig. P6.44


2. (10 points) FoEE 6.44


a) When V5>0V D1, D3 ere on.

CK+ would look like this

Inspection of this circuit verifies that V_2 , $V_4 \leq OV.C$ $L_1 = L_3 > OA$.

So, $V_2 = +V_5 V$.






E84: HW10

Solutions

Inspection to weises D, Psosf: U, Us <0 Dr, Q, on, iz, i4 >0




Handout #30 E84: Fall '07 12/12/07





$$i_1 = \frac{V_3 - 3}{1K}$$


$$i_2 = \frac{V_6}{3K} = |mA|$$


$$i_3 = i_2 - i_1 = |mA| - \frac{V_3 - 3}{1K} = \frac{3 - 3V_3 + 9}{3K} = \frac{-3v_3 + 12}{3K}$$


















(10 points) FoEE 6.35

6.35 A silicon diode has a saturation current of 10 nA at 300 K.

(a) Plot an i-v characteristic curve on a piece of graph paper.

(b) Suppose that this diode is used in the circuit given in Fig. 6.16a, on p. 368, where $v_1 = 1 \text{ V}$ and $R = 100 \Omega$. Use the i-v curve obtained in part (a) to determine graphically i and v.






b) If the diade is used in this circuit:

IV (+) \$100sl

We can add the $i = \frac{V}{100} + \frac{1}{100}$ lood line



(15 points) FoEE 6.60

6.60 For the half-wave rectifier circuit given in Fig. 6.20, on p. 373, replace the ideal diode with a diode having $R_f = 20 \Omega$ and $V_{\gamma} = 0.6 \text{ V}$ (see Fig. 6.42 on p. 388). Sketch the output voltage v_o , labeling it sufficiently, for the case that the input voltage is $v_e = 6 \sin \omega t \text{ V} \text{ and } R = 100 \Omega.$






Fig. 6.20 An ideal-diode circuit.



6.62 For the circuit given in Fig. 6.50, on p. 395, reverse D1. The identical silicon Zener diodes have saturation currents of 10 nA at 300 K. Find i, v1, and v_2 when $V_S = 6$ V and the breakdown voltage of the diodes is (a) 9 V and (b) 5 V.



By KCL, we know i,=ix. Given the orientation of the source and the diodes, we can be reasonably sure that D, will be on and that Dz will either being reverse bias or breakdown.

a) V2 = QV.

Since the source is well below the break down voltage, the logical guess of these states would be; D, Sorwed blas and Dr Newschies.

So, Lz is going to be forced to be at Is, TONA. This dide can allow a range of voltages, but the current is fixed. So, we can use this comed to find i, then use that to find U, And KUL to find U = Is (e V/qur -1) So,

 $V_1 = \ln\left(\frac{L_1}{I_2} + 1\right) \gamma V_T$ i,=-ic= I, =) [V,= In(2) 2 = 0.036V

By KUL [Uz=-5.964V] [i as originally drown is -10 nA.

b) Vz = SV. Now, by the same logic as above, we Can say D, is Sorward bias and Dz is likely broken down. If this is the case, Uz will be fixed at -5U, but can allow a large vange of negative currents. So, by KUL [U, = IV.] [Uz=-SU.] i, = Is (e 5/9/5-1) = 2.43 A

So, (L (45 djawa) = -2.43A)

Note that if you kept the polarity of V, as originally drawn instead of flipping it with the diode, your unswers for V, wayld be flipped.

6. (10 points) FoEE 6.79

6.79 For the clamping circuit shown in Fig. P6.79, the Zener diode has a breakdown voltage of 6 V. Sketch the output voltage v_o when the input voltage is $v_s = 24 \sin \omega t \text{ V}$ and $RC >> T = 2\pi/\omega$.






Fig. P6.79



The first time V_s goes to positive 24, P_z is in breakdown and P_s is on. In breakdown, $V_c = -6V$. $V_o = 6V$. By KVL, $V_c = 18V$.


Because the RC time constact is very high compared to the Snequency of the input, the Capacitor charges to 18V and doesn't have time to discharge. Thus, this capacitor is always on.

Vo= Vc + Vs So, Vo will just be & shifted down version of Vs.





7. (0 points) FoEE 6.41

6.41 The input voltage to the clipper circuit shown in Fig. P6.41 is $v_S = 12 \sin \omega t$ V. Determine the output voltage v_o and sketch this function.



1st get a feel for what happens in this circuit.





Both can be off

Both can't be on ...

Here $V_a = -3V$ $i_1 = \frac{-3 - V_5}{1K} + \frac{-3}{3K}$

= -3mA - Us - 1mA > 0

when $-\frac{V_3}{1K} > 4mA$ $-V_5 > 4V$

(-3 V 15, 5-4

 $V_{s} \stackrel{\uparrow}{=} \frac{3}{4} V_{s}$

Uz= V6-6

- v \$ 3 kl

 $u_{a} = \frac{6}{3k} = 2nA$

 $V_{1} = -V_{4} - 3 = -\frac{3}{4}v_{5} - 6$ $= -\frac{3}{4}v_{5} - 3 \qquad v_{2} < 0$ $v_{1} < 0 \qquad when$

 $S_{\bullet}, V_{\bullet} = \begin{cases} -3 \ V \ V_{5} < -4 \\ \frac{3}{4} V_{5} V_{-4} \leq V_{5} \leq 8 \\ 6 \ V \ V_{5} \geq 8 \end{cases}$

when -3 vs <3 3 vs -6 <0

vs > -4 3 vs <6

vs < 8

6.31 For the diode circuit shown in Fig. P6.31, D_1 and D_2 are silicon diodes with saturation currents of 5 nA and 10 nA, respectively, at 300 K. Given that both diodes are reverse biased, find v_1 and v_2 .





Fig. P6.31



We are given Saturation currents of Sunt So.

D, and 10 nA Sor Dz.

We know that neither diode can allow more regative current than its negative Fs.

$$V_2 = 7 V_T \ln \left(\frac{6L}{I_{52}} + 1 \right) = 2 \frac{300}{11,586} \ln \left(\frac{-5nA}{10nA} + 1 \right) = -0.036V$$
By KVL $V_1 = -5.964V$, $V_2 = -0.036V$

9. (0 points) FoEE 6.32

6.32 For the diode circuit shown in Fig. P6.32, D₁ and D₂ are silicon diodes having saturation currents of 5 nA and 10 nA, respectively, at 300 K. Given that both diodes are forward biased, find the value of R for which the current is 15 mA.




Fig. P6.32