# **Chapter 13: Digital Logic Circuit – Instructor Notes**

Chapter 13 is a stand-alone chapter that does not require much more than a general introduction to the idea of analog and digital signals as a prerequisite. Thus, the chapter could be covered as early as desired. Some instructors may find it desirable to first introduce the basics of electronic switching circuits by covering the appropriate sections of Chapters 9, 10 and 11.

Section 13.1 introduces the ideas of analog and digital signals, and the concepts of sampling and quantization, in an intuitive fashion. Section 13.2 introduces the binary number system, and binary codes; the box *Focus on Measurements: Digital Position Encoders* (pp. 668-669) discusses optical position encoders of the type commonly encountered in many industrial applications (e.g., robotics). The third section presents the foundations of Boolean algebra, and defines the properties of logic gates; the box *Focus on Measurements: Fail-safe Autopilot Logic* (p. 675) illustrates a simple application of digital logic to motivate the content of the section from a more practical perspective. Combinational logic design through the use of Karnaugh maps is presented in section 13.4; the boxes *Focus on Methodology: Sum-of-Products Realizations* (p. 687) and *Focus on Methodology: Products-of-Sums Realizations* (p. 692) summarize design procedures for sum-of-products and product-of-sums circuits. The box *Focus on Measurements: Safety Circuit for the Operation of a Stamping Press* (pp. 694-696) demonstrates of the usefulness of even the simplest logic circuits in an industrial setting. A brief survey of digital logic could stop here, if desired.

Section 13.5 describes more advanced combinational logic modules; The box *Focus on Measurements: EPROM-based Look-up Table for Automotive Fuel Injection System Control* (pp. 702-703) is centered around the air-to-fuel ratio control problem in an internal combustion engine, and illustrates a truly wide-spread application of digital logic, since this type of circuit is present in virtually every modern automobile.

The end-of-chapter problems are divided into four sections. The first contains a few simple exercises related to number systems; the second section on combinational logic offers a selection of simple problems that are extensions of the examples given in the text, and also includes 5 applied problems (13.20 - 13.24) that demonstrate the use of Boolean logic in five every-day situations. The third section covers logic design, and also includes a couple of problems with an applied flavor (13.52, 13.62, 13.63), in addition to a variety of more traditional design problems. Problems 13.64 - 13.67 are related to number codes. The fourth section contains a few problems related to combinational logic modules.

The 5th Edition of this book includes 15 new problems, increasing the end-of-chapter problem count from 60 to 75.

#### **Learning Objectives**

- 1. Understand the concepts of analog and digital signals and of quantization. Section 13.1.
- 2. Convert between decimal and binary number system and use the hexadecimal system and BCD and Grav codes. *Section 13.2*.
- 3. Write truth tables, realize logic functions from truth tables using logic gates. Section 13.3.
- 4. Systematically design logic functions using Karnaugh maps. Section 13.4.
- 5. Study various combinational logic modules, including multiplexers, memory and decoder elements, and programmable logic arrays. *Section 13.5*.

# **Section 13.2: The Binary Number System**

# Problem 13.1

# Solution:

#### **Known quantities:**

The base 10 representation of five numbers: 401<sub>10</sub>, 273<sub>10</sub>, 15<sub>10</sub>, 38<sub>10</sub>, 56<sub>10</sub>.

## Find:

The hex and the binary representation for these numbers.

# Analysis:

Using the methodologies introduced in paragraph 13.2:

a)  $191_{16}$ ,  $110010001_2$  b)  $111_{16}$ ,  $100010001_2$  c)  $F_{16}$ ,  $1111_2$  d)  $26_{16}$ ,  $100110_2$  e)  $38_{16}$ ,  $111000_2$ 

# Problem 13.2

## Solution:

## **Known quantities:**

The hex representation of five numbers:  $A_{16}$ ,  $66_{16}$ ,  $47_{16}$ ,  $21_{16}$ ,  $13_{16}$ .

#### Find:

The base 10 and the binary representation for these numbers.

#### **Analysis:**

Using the methodologies introduced in paragraph 13.2:

a)  $10_{10}$ ,  $1010_2$  b)  $102_{10}$ ,  $1100110_2$  c)  $71_{10}$ ,  $1000111_2$  d)  $33_{10}$ ,  $100001_2$  e)  $19_{10}$ ,  $10011_2$ 

#### Solution:

## **Known quantities:**

The base 10 representation of four numbers: 271.25<sub>10</sub>, 53.375<sub>10</sub>, 37.32<sub>10</sub>, 54.27<sub>10</sub>.

#### Find:

The binary representation for these numbers.

## Analysis:

Using the methodologies introduced in paragraph 13.2:

a)  $1000011111.01_2$  b)  $110101.011_2$  c)  $100101.01010_2$  d)  $110110.010001_2$ 

# Problem 13.4

#### Solution:

#### **Known quantities:**

The binary representation of six numbers: 1111<sub>2</sub>, 1001101<sub>2</sub>, 1100101<sub>2</sub>, 1011100<sub>2</sub>, 11101<sub>2</sub>, 1010000<sub>2</sub>.

#### Find:

The hex and the base 10 representation for these numbers.

#### **Analysis:**

Using the methodologies introduced in paragraph 13.2:

a)  $F_{16}$ ,  $15_{10}$  b)  $4D_{16}$ ,  $77_{10}$  c)  $65_{16}$ ,  $101_{10}$  d)  $5C_{16}$ ,  $92_{10}$  e)  $1D_{16}$ ,  $29_{10}$  f)  $28_{16}$ ,  $40_{10}$ 

# Problem 13.5

#### Solution:

#### **Known quantities:**

Three couples of binary numbers.

#### Find:

The addition for each couple.

#### Analysis:

Using the methodologies introduced in paragraph 13.2:

a) 11111010 b) 100010100 c) 110000100

P	ro	h	lem	13	.6
---	----	---	-----	----	----

#### Solution:

# **Known quantities:**

Three couples of binary numbers.

#### Find:

The subtraction for each couple.

## Analysis:

Using the methodologies introduced in paragraph 13.2:

a) 11100

b) 1101110

c) 1000

# Problem 13.7

#### Solution:

## **Known quantities:**

Three eight-bit binary numbers in sign-magnitude form.

#### Find:

The decimal value of these numbers.

#### **Analysis:**

Using the methodologies introduced in paragraph 13.2:

a) -120

b) -31

c) 121

# Problem 13.8

#### Solution:

# **Known quantities:**

Three decimal numbers.

## Find:

The sign-magnitude form binary representation.

## Analysis:

Using the methodologies introduced in paragraph 13.2:

a) 01111110

b) 11111110

c) 01101100

d) 11100010

#### Solution:

#### **Known quantities:**

Four binary numbers.

#### Find:

The two's complement of these four numbers.

## Analysis:

Using the methodologies introduced in paragraph 13.2:

- a)  $2^{4} 1111 = 10000 1111 = 0001$
- b)  $2^7 1001101 = 0110011$

c)  $2^7 - 1011100 = 0100100$ 

d)  $2^5 - 11101 = 100000 - 11101 = 00011$ 

# **Problem 13.10**

#### Solution:

## **Known quantities:**

Assuming you have 10 fingers, including thumbs.

#### Find:

- a) How high can you count on your fingers in a binary (base 2) number system?
- b) How high can you count on your fingers in base 6, using one hand to count units and the other hand for the carries?

## Analysis:

- a) We can assume that every finger represents one bit, the maximum number we can represents is (1,111,111,111) in binary, that is, (1023) in decimal.
- b) In the base 6, we can use one hand to represent 1 bit and the other hand to represent the carries. The maximum number we can represent is  $6 \times 5 + 5 = 35$  in decimal.

# Section 13.3: Boolean Algebra

# **Problem 13.11**

## Solution:

# **Known quantities:**

The expression  $B = AB + \overline{AB}$ .

# Find:

The truth table that proves that the expression is true.

## Analysis:

Using a truth table as explained in paragraph 13.3:

A	В	$\overline{A}$	AB	$\overline{A}B$	$AB + \overline{A}B$
0	0	1	0	0	0
0	1	1	0	1	1
1	0	0	0	0	0
1	1	0	1	0	1

we prove that the expression is true.

# **Problem 13.12**

## Solution:

# **Known quantities:**

The expression  $BC + B\overline{C} + \overline{B}A = A + B$ .

#### Find:

The truth table that proves that the expression is true.

## Analysis:

Using a truth table as explained in paragraph 13.3:

we prove that the expression is true.

G. Rizzoni, Principles and Applications of Electrical Engineering, 5<sup>th</sup> Edition Problem solutions, Chapter 13

A	В	С	ВС	$B\overline{C}$	$\overline{B}A$	$BC + B\overline{C} + \overline{B}A$	A+B
1	1	1	1	0	0	1	1
1	1	0	0	1	0	1	1
1	0	1	0	0	1	1	1
1	0	0	0	0	1	1	1
0	1	1	1	0	0	1	1
0	1	0	0	1	0	1	1
0	0	1	0	0	0	0	0
0	0	0	0	0	0	0	0

# **Problem 13.13**

# Solution:

# Known quantities:

The expression  $(X + Y) \cdot (\overline{X} + X \cdot Y) = Y$ .

# Find:

The proof that the expression is true using the perfect induction method.

# Analysis:

Using a truth table as explained in paragraph 13.3:

X	Y	X + Y	$\overline{X}$	$X \cdot Y$	$\overline{X} + X \cdot Y$	$(X+Y)\cdot(\overline{X}+X\cdot Y)$
0	0	0	1	0	1	0
0	1	1	1	0	1	1
1	0	1	0	0	0	0
1	1	1	0	1	1	1

we prove that the expression is true.

#### Solution:

## **Known quantities:**

The logic function  $F(X,Y,Z) = \overline{X} \cdot \overline{Y} \cdot \overline{Z} + \overline{X} \cdot Y \cdot Z + X \cdot (\overline{Y+Z})$ .

## Find:

The simplification of the expression using the rules of Boolean algebra and De Morgan's theorems.

## Analysis:

Applying De Morgan's theorems,  $F(X,Y,Z) = \overline{X} \cdot \overline{Y} \cdot \overline{Z} + \overline{X} \cdot Y \cdot Z + X \cdot \overline{Y} \cdot \overline{Z}$ Applying the rules of Boolean algebra,  $F(X,Y,Z) = \overline{X} \cdot \overline{Y} \cdot \overline{Z} + X \cdot \overline{Y} \cdot \overline{Z} + \overline{X} \cdot Y \cdot Z = \overline{Y} \cdot \overline{Z} + \overline{X} \cdot Y \cdot Z$ 

## **Problem 13.15**

## Solution:

## **Known quantities:**

The logic function  $f(A, B, C, D) = A \cdot B \cdot C + \overline{A} \cdot C \cdot D + \overline{B} \cdot C \cdot D$ .

#### Find:

The simplification of the expression using the rules of Boolean algebra and De Morgan's theorems.

#### Analysis:

$$f(A,B,C,D) = ABC + \overline{A}CD + \overline{B}CD$$
$$= ABC + CD(\overline{A} + \overline{B}) \leftarrow Distributive$$

## **Problem 13.16**

## Solution:

#### **Known quantities:**

The logic function  $F(A,B,C) = \overline{A} \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C + A \cdot B \cdot \overline{C} + A \cdot B \cdot C$ .

#### Find:

The simplification of the expression using the rules of Boolean algebra.

## **Analysis:**

Applying the rules of Boolean algebra,

$$F(A,B,C) = \overline{A} \cdot B \cdot (\overline{C} + C) + A \cdot B \cdot (\overline{C} + C) = \overline{A} \cdot B + A \cdot B = (\overline{A} + A) \cdot B = B$$

## Solution:

## **Known quantities:**

The truth table in Figure P13.17 for a logic function.

#### Find:

The expression for the logic function.


# Analysis:

We first find the Karnaugh map for the function.

From the map, we can see that: F = A + C

#### Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

A	$\boldsymbol{B}$	$\boldsymbol{C}$	F
0	0	0	0
0	0	1	1
0 0 0	1	0	0
0		1	1
1	1 0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



# **Problem 13.18**

## Solution:

# **Known quantities:**

The circuit of Figure P13.18.


#### Find:

The Boolean function describing the operation of the circuit.

# Analysis:

$$F = \overline{AB} \cdot \overline{CD} \cdot \overline{E} = \overline{AB + CD + E}$$

where the second expression is a result of applying DeMorgan's theorem to the first.



# Solution:

# **Known quantities:**

The circuit of Figure P13.19.


## Find:

The truth table of the circuit.

# Analysis:

The truth table can be obtained from the circuit considering the steps A, B and F, as shown in the figure.

х3	x2	x1	A	В	F
0	0	0	0	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	0	0	0



В

Output

#### Solution:

#### **Known quantities:**

The rules that have to be followed in order to implement a strategy able to decide when the steal sign has to be given, for a baseball team.

The steal sign has to be given if:

- a) there are no other runners, the pitcher is right-handed and the runner is fast, or
- b) there is no one other runner on third-base, and one of the runner is fast, or
- c) there is one other runner on second-base, the pitcher is left-handed, and both runners are fast.
- d) Under no circumstances should the steal sign be given if all three bases have runners.

#### Find:

The circuit that implements these rules.

## **Analysis:**

The table below lists the 8 possible conditions under which the steal sign should be given, using the following logic notations:

A runner on a base is 1, no runner is 0

A fast runner on a base is 1, a non-fast runner is 0

A right-handed pitcher is 1, a left-handed pitcher is 0

	Base			Runner			Output
$\boldsymbol{b}_1$	$\boldsymbol{b}_2$	$\boldsymbol{b}_3$	$f_1$	$f_2$	$f_3$	P	Light On, y
1	0	0	1	0	0	1	1
1	0	1	1	0	0	0	1
1	0	1	0	1	0	0	1
1	0	1	1	1	1	0	1
1	0	1	1	0	1	1	1
1	0	1	0	1	1	1	1
1	0	1	1	1	0	1	1
1	1	0	1	0	0	0	1

For all other conditions, the output is off.

Next, convert the truth table to a logical expression for the output:

$$y = b_1 \cdot \overline{b}_2 \cdot \overline{b}_3 \cdot f_1 \cdot \overline{f}_2 \cdot \overline{f}_3 \cdot P + b_1 \cdot \overline{b}_2 \cdot b_3 \cdot f_1 \cdot \overline{f}_2 \cdot \overline{f}_3 \cdot \overline{P} + b_1 \cdot \overline{b}_2 \cdot b_3 \cdot \overline{f}_1 \cdot \overline{f}_2 \cdot f_3 \cdot \overline{P}$$

$$b_1 \cdot \overline{b}_2 \cdot b_3 \cdot f_1 \cdot \overline{f}_2 \cdot f_3 \cdot \overline{P} + b_1 \cdot \overline{b}_2 \cdot b_3 \cdot f_1 \cdot \overline{f}_2 \cdot \overline{f}_3 \cdot P + b_1 \cdot \overline{b}_2 \cdot b_3 \cdot \overline{f}_1 \cdot \overline{f}_2 \cdot f_3 \cdot P$$


$$+ b_1 \cdot \overline{b}_2 \cdot b_3 \cdot f_1 \cdot \overline{f}_2 \cdot f_3 \cdot P + b_1 \cdot b_2 \cdot \overline{b}_3 \cdot f_1 \cdot f_2 \cdot \overline{f}_3 \cdot \overline{P}$$

$$\begin{split} y &= b_1 \cdot \overline{b}_2 \cdot \overline{b}_3 \cdot f_1 \cdot \overline{f}_2 \cdot \overline{f}_3 \cdot P + b_1 \cdot b_2 \cdot \overline{b}_3 \cdot f_1 \cdot f_2 \cdot \overline{f}_3 \cdot \overline{P} + \\ \left(b_1 \cdot \overline{b}_2 \cdot b_3 \cdot f_1 \cdot \overline{f}_2 \cdot \overline{f}_3 + b_1 \cdot \overline{b}_2 \cdot b_3 \cdot \overline{f}_1 \cdot \overline{f}_2 \cdot f_3 + b_1 \cdot \overline{b}_2 \cdot b_3 \cdot f_1 \cdot \overline{f}_2 \cdot f_3\right) \! \left( \overline{P} + P \right) \end{split}$$

$$y = (b_1 \cdot \overline{b_3} \cdot f_1 \cdot \overline{f_3})(\overline{b_2} \cdot \overline{f_2} \cdot P + b_2 \cdot f_2 \cdot \overline{P}) + (b_1 \cdot \overline{b_2} \cdot b_3)(f_1 \cdot \overline{f_2} \cdot \overline{f_3} + \overline{f_1} \cdot \overline{f_2} \cdot f_3 + f_1 \cdot \overline{f_2} \cdot f_3)$$

$$y = b_1 [(\bar{b}_3 \cdot f_1 \cdot \bar{f}_3)(\bar{b}_2 \cdot \bar{f}_2 \cdot P + b_2 \cdot f_2 \cdot \bar{P}) + (\bar{b}_2 \cdot b_3)(f_1 \cdot \bar{f}_2 \cdot \bar{f}_3 + \bar{f}_1 \cdot \bar{f}_2 \cdot f_3 + f_1 \cdot \bar{f}_2 \cdot f_3)]$$

From this final expression, a logic circuit diagram can be made to achieve the correct response:



Note: The circles in the figure are nodes, not inversions.

## Solution:

# **Known quantities:**

The rules to pass a law in a small county.

#### Find:

The logic circuit that takes three votes as inputs and lights either a green or red light to indicate whether or not a measure passed.

# **Assumptions:**


Green is enlightened if the law passes.

# Analysis:

The function that implements the rules is: f(A,B,C) = AB + BC + AC

If f(A,B,C) is equal to 1 then the green light is lighted, otherwise the red one.

The circuit that implement this function is reported in the figure besides.



# Solution:

# **Known quantities:**

The set-up for a water purification plant.

## Find:

The logic circuit that sounds an alarm if a dangerous situation occurs.

# Analysis:

The four variables are the flow and the height of water in the tank A and in the tank B:


 $A_f,\,A_h,\,B_f,\,B_h.$ 

From the Karnaugh map reported below we can find the minimum expression:

$$A_f A_h (B_f + B_h) + B_f B_h (A_f + A_h)$$

and the following realization of the circuit.

$\backslash B_f B$	h			
$A_f A_h$	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	0	1	0	1
10	0	0	1	0



# Solution:

## **Known quantities:**

The rules for an alert system designed for cars.

## Find:

The logic circuit that implements these functions.

# Analysis:


Let's design two different circuits for the buzzer and the starting conditions.


For both circuits we find first the Karnaugh map and then the minimum expression and the circuit to implement it.

A = Ignition key (1 if turned); B = Door (1 if closed); C = Seat belt (1 if fasten); D = Lights (1 if on);


E = Park (1 if on);


For the first circuit:





Start = ABCE





# Solution:

# **Known quantities:**

The on/off strategy for the compressor motor of a large commercial air conditioning unit.

## Find:

The logic diagram that incorporates the state of four devices (S, D, T and M) and produces the correct on/off condition for the motor startup.


# Analysis:

From the Karnaugh map we determine the minimum expression:

SDT + M

that is implemented by the following logic diagram.

\S D				
T M	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	1	1	1	1
10	0	0	1	0



# Solution:

# **Known quantities:**

Logic circuit shown in Figure P13.25.

# Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. X1 X2 B C

## Find:

- a) Determine the truth table for this circuit.
- b) Give the logic equation that represents the circuit

# Analysis:

a) The truth table can be obtained from the circuit considering the steps X1, X2 and F, as shown in the figure.

A	В	С	X1	X2	F
0	0	0	1	1	0
0	0	1	1	1	0
0	1	0	1	1	0
0	1	1	1	0	1
1	0	0	0	1	0
1	0	1	0	1	0
1	1	0	0	1	0
1	1	1	0	1	0

b) 
$$F = \overline{X_2} = \overline{\overline{X_1BC}} = \overline{\overline{ABC}} = \overline{\overline{ABC}} = \overline{\overline{ABC}}$$

# Solution:

# **Known quantities:**

The logic equation shown in problem 13.26.

## Find:

Draw a logic circuit that will accomplish the equation.


# Analysis:

First redefine the logic equation, write down the truth table and then reduce the circuit.

Let 
$$F = (A + \overline{B})(\overline{C + \overline{A}})B = X_1 X_2 B$$

A	В	С	X1	X2	F
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	1	0	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	1	1	1
1	1	1	1	0	0

So we can have  $F = AB\overline{C}$  and the reduced circuit is as below.



#### Solution:

# **Known quantities:**

The circuit shown in Figure P13.27.

#### Find:

Build a truth table and verify that it indeed acts as a summer.

# Analysis:

The truth table is shown below. It is indeed a summer.

A	В	Sum1	Carry 1
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

# Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display A Sum 1 Least significant bit Carry 1

# **Problem 13.28**

## Solution:

# **Known quantities:**

The logic equation shown in problem 13.26.

#### Find:

Draw a logic circuit that will accomplish the equation.


#### **Analysis:**

First redefine the logic equation, write down the truth table and then reduce the circuit.

Let 
$$F = [A + C \cdot \overline{B} + A \cdot \overline{B} \cdot \overline{C}] \cdot (B + C) = (X_1 + X_2) \cdot X_3$$

Α	В	С	X1	X2	X3	F
0	0	0	0	0	1	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	1	1	1
1	0	1	1	0	0	0
1	1	0	1	0	0	0
1	1	1	1	0	0	0

So we can have  $F = A \cdot \overline{B} \cdot \overline{C}$  and the reduced circuit is as right above.



# Solution:

# **Known quantities:**

Logic circuit shown in Figure P13.29.


## Find:

Determine the truth table (F given A, B, C, &D) and the logical expression



The truth table can be obtained from the circuit considering the steps X1, X2 and F, as shown in the figure.

A	В	С	D	X1	X2	F
0	0	0	0	1	1	0
0	0	0	1	1	1	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	0	0
0	1	1	0	0	0	1
0	1	1	1	0	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	0
1	0	1	0	0	0	1
1	0	1	1	0	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	0
1	1	1	0	0	0	1
1	1	1	1	0	0	0



X1

And then use Kaunaugh map to get the minimum expression of it.

## Solution:

# **Known quantities:**

Logic circuit shown in Figure P13.30.

#### Find:

Determine the truth table (F given A, B, &C) and the logical expression

## Analysis:

The truth table can be obtained from the circuit considering the steps X1, X2, X3 and F, shown in the figure.

Α	В	C	X1	X2	X3	F
0	0	0	0	1	0	0
0	0	1	0	1	1	0
0	1	0	1	1	1	1
0	1	1	1	0	1	0
1	0	0	1	1	0	0
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	0	1	0

So we can have 
$$F = \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot C + A \cdot B \cdot \overline{C} = B \cdot \overline{C} + A \cdot \overline{B} \cdot C$$

# **Problem 13.31**

## Solution:

## **Known quantities:**

Logic circuit shown in Figure P13.31.

#### Find:


Determine the truth table (F given A, B, &C) and the logical expression

## Analysis:

The expression of the logic equation is  $F = X_1 + X_3 = A \cdot B + (A + B) \cdot C$ .

The truth table can be obtained from the circuit considering the steps X1, X2, X3 and F, as shown in the figure.

Α	В	С	X1	X2	X3	F
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	1	0	0
0	1	1	0	1	1	1
1	0	0	0	1	0	0
1	0	1	0	1	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	1





AND

X3

# Solution:

## **Known quantities:**

Logic circuit shown in Figure P13.32.

# Find:

Determine the truth table (F given A, B, &C) and the logical expression

# Analysis:

The expression of the logic equation is  $F = D + E = A \cdot B \cdot C + \overline{A} \cdot \overline{B} \cdot \overline{C}$ 

The truth table can be obtained from the circuit considering the steps D, E, and F, as shown in the figure.

Α	В	С	D	Е	F
0	0	0	0	1	1
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	1	0	1

# Problem 13.33

## Solution:

## **Known quantities:**

Logic circuit shown in Figure P13.33.

#### Find:


Determine the truth table (S and C given A, B).


## Analysis:

The expression of the logic equation is  $S = A \oplus B$ ; C = A + B

The truth table can be obtained from the circuit considering the steps X1, X2, and S,C, as shown in the figure.

A	В	X1	X2	S	C
0	0	0	1	0	0
0	1	1	1	1	0
1	0	1	1	1	0
1	1	1	0	0	1





# Solution:

# **Known quantities:**

Logic circuit shown in Figure P13.34.

# Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. A AND X1 NAND F

# Find:

Determine the truth table (F given A, B, &C) and the logical expression

# Analysis:

The expression of the logic equation is

$$F = \overline{X_1 \cdot X_2} = \overline{A \cdot B \cdot (B + C)}$$


The truth table can be obtained from the circuit considering the steps X1, X2 and F, as shown in the figure.

A	В	С	X1	X2	F
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	0	0	1
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	1	1	0

# Solution:

# **Known quantities:**

Logic circuit shown in Figure 13.35.



## Find:

Determine the truth table (F given A, B, &C) and the logical expression

# Analysis:

The expression of the logic equation is

$$F = X_1 \cdot B \cdot X_2 = (A + B) \cdot B \cdot \overline{B + C}$$

The truth table can be obtained from the circuit considering the steps X1, X2 and F, as shown in the figure.

A	В	C	X1	X2	F
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	1	1	1
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	1	0	0

## Solution:

#### Find:

Determine the minimum expression.

## Analysis:

$$f(A,B,C) = (A+B)AB + \overline{A} C + A\overline{B} C + \overline{B} \overline{C}$$

$$= AB + \overline{A} C + A\overline{B} C + \overline{B} \overline{C}$$

$$= AB + (\overline{A} + A\overline{B})C + \overline{B} \overline{C}$$


$$= AB + (\overline{A} + \overline{B})C + \overline{B} \overline{C}$$

$$= AB + (\overline{A} + \overline{B})C + \overline{B} \overline{C}$$

$$= AB + \overline{A} C + \overline{B} C + \overline{B} \overline{C}$$

$$= AB + \overline{A} C + \overline{B} = A + \overline{A} C + \overline{B}$$

$$= A + \overline{B} + C$$
The Kerneugh man is shown



The Karnaugh map is shown.

# **Problem 13.37**

#### Solution:

#### **Known quantities:**

The logic circuit shown in Figure P13.37.

#### Find:

- a. Complete the truth table for the circuit.
- b. What mathematical function does this circuit perform, and what do the outputs signify?
- c. How many standard 14-pin ICs would it take to construct this circuit?

# Analysis:

From the map, we can see that:

a)

X	Y	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- b) A simple adder circuit. The S output is the sum, while the C output contains the carry.
- c) Since it is a simple adder circuit, only one 14-pin IC is enough to construct the circuit.

# Section 13.4: Karnaugh Maps and Logic Design

# Problem 13.38

# Solution:

## **Known quantities:**

The truth table of Figure P13.38.

#### Find:

The logic function corresponding to the truth table.

# Analysis:

From the map, we can see that:

$$F = A \cdot B + \overline{B} \cdot \overline{C}$$

A	В	C	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
	22	200	1000

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

ABO	00	01	11	10
0		0	0	0
1	1)	0	1	

# **Problem 13.39**

#### Solution:

## **Known quantities:**

The circuit shown in Figure P13.39.


#### Find:


The minimum expression for the output.

## **Analysis:**

The logic circuit gives the following expression:

$$F = \left(\overline{C} + \overline{D}\right)\left(\overline{A \cdot B} \oplus C\right) = \left(\overline{C} \cdot \overline{D}\right)\left(\overline{A \cdot B} + C\right) \cdot \left(\overline{\overline{A \cdot B} \cdot C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(\overline{A \cdot B} + C\right) \cdot \left(A \cdot B \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot C + \overline{A \cdot B} \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot B \cdot \overline{C}\right) = \left(\overline{C} \cdot \overline{D}\right)\left(A \cdot \overline{C}\right) = \left(\overline{C} \cdot$$





F(A, B, C, D)

# Solution:

# Known quantities:

The logic function  $f(A,B,C) = A \cdot B \cdot C + A \cdot B \cdot \overline{C} + A \cdot \overline{B \cdot C}$ .


#### Find:

The minimum expression for the function.

# Analysis:

Using a Karnaugh map (reported besides) we determine:

$$f = AB + A\overline{C}$$



# **Problem 13.41**

# Solution:

# **Known quantities:**

The truth table of Figure P13.41.

# Find:


- a. The Karnaugh map for the logic function defined by the truth table.
- b. The minimum expression for the function.
- c. The realization of the function using AND, OR and NOT gates.

#### Copyright © The McGraw-Hill Companies. Inc. Permission required for reproduction or display

A	В	C	D	F
0	0	0	0	1
0 0 0 0 0 0 0 1 1 1	0	0	0 1 0	1
0	0	1	0	1
0	0	1	1	0
0	1	1 1 0	0	0
0	1	0	1	0
0	1	0 1 1 0	1 0 1 0 1 0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	0 1 1 0	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1	1	1 0 1 0 1 0	1 1 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0

## Analysis:


a) The Karnaugh map is shown below.



b) The map leads to the expression:

$$f = \overline{B} \cdot \overline{C} + A \cdot \overline{B} + \overline{A} \cdot B \cdot C + \overline{B} \cdot \overline{D}$$

c) and to the gate realization shown above.



#### Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display C

0

0

f(A,B,C)

0

# Solution:

## **Known quantities:**

The truth table of Figure P13.42.

# Find:

The Karnaugh map and the minimum expression for the function defined by the truth table.

# **Analysis:**

The Karnaugh map is shown besides.

The minimum expression is reported below.

$$f(A,B,C) = \overline{A} \cdot \overline{B} \cdot C + \overline{A} \cdot B \cdot \overline{C} + A \cdot \overline{B} \cdot \overline{C} + A \cdot B \cdot C$$


<b>∖</b> BC	3			
A \	00	01	11	10
0	0	1	0	1
1	1	0	1	0

# **Problem 13.43**

## Solution:

# **Known quantities:**

The rules that define a logic function.



#### Find:

The minimum expression for this function and a sketch of a circuit to implement this function using only AND and NOT gates.

## Analysis:

The truth table for the function is reported below as well as the Karnaugh map the minimum expression for the function and its realization using AND and NOT gates.

A	В	С	D	F
0	0	0	0	0
0	0	0	1	X
0	0	1	0	0
0	0	1	1	1
0	1	0	0	X
0	1	0	1	X
0	1	1	0	1
0	1	1	1	X
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	X
1	1	0	0	1
1	1	0	1	X
1	1	1	0	X
1	1	1	1	1

\ AB	1	F = B	B+D	
CD	00	01	11	10
00	0	X	1	0
01	X	X	X	1
11	1	X	1	х
10	0	1	х	0

# Solution:

# Known quantities:

The truth table that defines a logic function shown in Figure P13.44.


## Find:


The construction of a logic circuit describing the function using only two gates.

# Analysis:

SOP: 
$$F = AB + BC \implies 3$$
 gates

POS: 
$$\overline{F} = \overline{B} + \overline{A} \cdot \overline{C} \Rightarrow F = B(A + C) \Rightarrow 2$$
 gates





Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

Input		Output	
A	$\boldsymbol{B}$	$\boldsymbol{C}$	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	X

## Solution:

## **Known quantities:**


The requirement for the circuit to be designed: to produce the one's complement of an 8-bit signed binary number.

#### Find:

The design of the logic circuit.

## Analysis:

signed binary number



# Problem 13.46

## Solution:

## **Known quantities:**

The truth table of Figure P13.46.

#### Find:

The Karnaugh map and the minimum expression for the logic function.

## Analysis:

The Karnaugh map and the expression for the function are reported below.

$$F = \overline{B} \cdot \overline{D} + A \cdot \overline{D} + A \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C \cdot D$$

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

A	$\boldsymbol{B}$	$\boldsymbol{C}$	$\boldsymbol{D}$	F
A 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1	0	0	0	1 0 0 0 0 0 0 1 1 0 1 0 1 0
0	0	0	1	0
0	0 0 0 0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0		1	1	1
1	1	0	0	1
1		0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1
1	1	1	0	1
1	1	1	1	0

BCI	00	01	11	10
00	1	0	0	1
01	0	0	1	0
11	1		0	1
10	_1	0	0	

## Solution:

## **Known quantities:**

The requirement for the circuit to be designed: to produce the two's complement of an 8-bit signed binary number.

#### Find:


The design of the logic circuit.


## Analysis:

The two's complement is the one's complement plus one.

X C <sub>IN</sub>	SUM	C <sub>OUT</sub>
0 0	0	0
0 1	1	0
1 0	1	0
1 1	0	1

$$SUM = X \oplus C_{IN}$$
$$C_{OUT} = X \bullet C_{IN}$$





# Problem 13.48

# Solution:

# **Known quantities:**

The circuit of Figure P13.48.

## Find:

The minimum output expression for the circuit.

# Analysis:

$$f = \overline{A \cdot \overline{B} + B + \overline{C}} = \overline{A \cdot \overline{B}} \cdot \overline{B + \overline{C}} = A \cdot B \cdot (B + C) = A \cdot B(1 + C) = A \cdot B$$

Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

# Solution:

## **Known quantities:**

The combinational logic to be designed: the addition between two 4-bit binary numbers.

#### Find:

The circuit to implement this operation.

## Analysis:


A one-bit adder truth table is as follows, and from this table we find the following expression, and the two circuits for those functions:

C <sub>IN</sub>	X	y	SUM	$C_{OUT}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$SUM = C_{IN} \oplus x \oplus y$$

$$C_{OUT} = C_{IN} + xy$$

$$SUM$$



The complete 4-bit adder can be constructed shown below:



Note that this circuit assumes a carry-in for the lsb. If this is not necessary, then the circuit can be reduced correspondingly.

## Solution:

## **Known quantities:**

The truth table of Figure P13.50.

#### Find:


The minimum output expression and the circuit for the function


Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

A	$\boldsymbol{B}$	$\boldsymbol{c}$	F
0	0	0	1
	0	1	1
0 0 0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

# Analysis:

Reported below are the Karnaugh map, the expression for the function and circuit realization.





$$F = \overline{B} + A \cdot \overline{C} + \overline{A} \cdot C$$

# **Problem 13.51**

## Solution:


## **Known quantities:**

The logic circuit of Figure P13.51.

#### Find:


The minimum output expression for the circuit.

# Analysis:



$$f(A,B,C) = ABC$$

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display



## Solution:

# **Known quantities:**

The rules for blood donation.

#### Find:

The circuit which will approve or disapprove any particular transfusion between donator and receiver.

## Analysis:


Let WX represent a 2-bit code for the donor blood type, and let yz represent a 2-bit code for the recipient blood type. Then WXYZ will represent a donor-recipient pair. Let F be true if a transfusion can be made. Blood type codes may be assigned as follows:


	WX	YZ
A	00	00
В	01	01
AB	10	10
0	11	11

The truth table is:

Donor□Recipient	WX	YZ	F
$A\Box A$	00	00	1
$A \square B$	00	01	0
$A \square AB$	00	10	1
$A\Box O$	00	11	0
$B\Box A$	01	00	0
$\Box$ B $\Box$ B	01	01	1
$B\Box AB$	01	10	1
ВПО	01	11	0
$AB\square A$	10	00	0
AB□B	10	01	0
AB□AB	10	10	1
AB□O	10	11	0
O□A	11	00	1
O□B	11	01	1
O□AB	11	10	1
ОПО	11	11	1

And the Karnaugh map, then, is as follows:





From the Karnaugh map,

$$F = \overline{W} \cdot \overline{X} \cdot \overline{Z} + X \cdot \overline{Y} \cdot Z + WX + Y\overline{Z}$$

and the resulting circuit is shown above.

# **Problem 13.53**

# Solution:

# **Known quantities:**

The logic circuit of Figure P13.53.

## Find:


The minimum expression for the logic function.


# Analysis:

The minimum expression is:

$$F = \overline{\overline{A+B} + \overline{B+C} + D} = (A+B) \cdot (B+C) \cdot \overline{D}$$
$$= (B+A \cdot C) \cdot \overline{D} = B \cdot \overline{D} + A \cdot C \cdot \overline{D}$$

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display





# Solution:

# **Known quantities:**

The logic function to be implemented.

# Find:

The circuit that implements this logic.


# Analysis:

The appropriate truth table can be constructed as follows:

ABCD	F4	F3	F2	F1	F0
0 0 0 0	0	0	0	0	0
0 0 0 1	0	0	0	1	0
0 0 1 0	0	0	0	0	1
0 0 1 1	0	0	1	1	0
0 1 0 0	0	0	0	1	0
0 1 0 1	0	1	0	1	0
0 1 1 0	0	0	0	1	1
0 1 1 1	0	1	1	1	0
1 0 0 0	0	0	1	0	0
1 0 0 1	1	0	0	1	0
1010	0	0	1	0	1
1 0 1 1	1	0	1	1	0
1 1 0 0	0	0	1	1	0
1 1 0 1	1	1	0	1	0
1110	0	0	1	1	1
1111	1	1	1	1	0


\\ AB	$\mathrm{F}_{\scriptscriptstyle{4}}$				
CD	00	01	11	10	
00	0	0	0	0	
01	0	0	1	1	
11	0	0	1	1	
10	0	0	0	0	

\ AB	$\mathbf{F}_3$				
CD	00	01	11	10	
00	0	0	0	0	
01	0	1	1	0	
11	0	1	1	0	
10	0	0	0	0	



Where 
$$F_4=AD$$
 ,  $F_3=BC$  ,  $F_2=AB+A\overline{D}$  ,  $F_1=B+D$  ,  $F_0=C\overline{D}$  .

Next, we construct a Karnaugh map for each bit of the output, and determine its corresponding function. This completes the design.



### Solution:

# **Known quantities:**


The truth table of Figure P13.55.


#### Find:

- a) The Karnaugh map for the function defined in the truth table.
- b) The minimum expression for the function.
- c) The circuit using AND, OR, NOT gates.

# Analysis:

The answers are reported in the following plots.





# **Problem 13.56**

#### Solution:

### **Known quantities:**

The truth table of Figure P13.56.

#### Find:

- a) The Karnaugh map for the function defined in the truth table.
- b) The minimum expression for the function.

#### Analysis:

The answers are shown below.

a) 00 01 10 AB 11 0 0 1 (1)0 0 1 11 0 1

$$F = \overline{B} \cdot \overline{D} + A \cdot \overline{D} + A \cdot B \cdot \overline{C} + \overline{A} \cdot B \cdot C \cdot D$$

# Solution:

# **Known quantities:**

The truth table of Figure P13.57.


#### Find:

- a) The Karnaugh map for the function defined in the truth table.
- b) The minimum expression for the function.
- c) The circuit implementation using only NAND gates.


# Analysis:

a)

The answers are reported in the following plots.



$$F = \overline{A} \cdot \overline{B} + \overline{A} \cdot D + \overline{C} \cdot D + \overline{B} \cdot \overline{C} + A \cdot B \cdot C \cdot \overline{D}$$



# Solution:

## **Known quantities:**

The logic that defines a function.

#### Find:

- a) The Karnaugh map for the function and the truth table.
- b) The minimum expression for the function.
- c) The circuit using only AND, OR, and NOT gates.


# Analysis:

a)

A3	A2	A1	A0	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	d
1	0	1	1	d
1	1	0	0	d
1	1	0	1	d
1	1	1	0	d
1	1	1	1	d

$A_3 A_2$	A <sub>0</sub> 00	01	[11]	10
00	0	0	1	0
01	0	0	0	$\bigcap$
11	d	d	q	d
10	0	$\sqrt{1}$	Ø	d
•				

- b) From K-Map groupings,  $F = A_3 \cdot A_0 + A_2 \cdot A_1 \cdot \overline{A_0} + A_1 \cdot A_0 \cdot \overline{A_2}$
- c) The circuit for this function is:



### Solution:


#### **Known quantities:**

The Karnaugh map reported in Figure P13.59.

#### Find:

The simplified sum-of-products representation of the function.

## Analysis:



Copyright @ The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

$C \cdot D$	00	01	11	10
00	0	1	0	0
01	1	1	0	0
11	0	х	1	0
10	0	0	1	0

$$F = \overline{A} \cdot \overline{C} \cdot D + \overline{A} \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

# **Problem 13.60**

# Solution:

#### **Known quantities:**

The simplification for the circuit of Problem 13.54 if it is known that the input represents a BCD (binary-coded decimal) number.

#### Find:


The simplified circuit or the reason for which it is not possible to simplify the circuit.


#### **Analysis:**

For this problem, the truth table is as follows:


ABCD	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	$\mathbf{F}_{1}$	$F_0$
0 0 0 0	0	0	0	0	0
0 0 0 1	0	0	0	1	0
0 0 1 0	0	0	0	0	1
0 0 1 1	0	0	1	1	0
0 1 0 0	0	0	0	1	0
0 1 0 1	0	1	0	1	0
0 1 1 0	0	0	0	1	1
0 1 1 1	0	1	1	1	0
1000	0	0	1	0	0
1001	1	0	0	1	0
1010	X	X	X	X	X
1 0 1 1	X	X	X	X	X
1 1 0 0	X	X	X	X	X
1 1 0 1	X	X	X	X	X
1 1 1 0	X	X	X	X	X
1 1 1 1	X	X	X	X	X

Now, we construct the Karnaugh maps and determine the corresponding functions.





AB		F	$\overline{C}_3$	
CD	00	01	11	10
00	0	0	X	0
01	0	1	X	0
11	0	1	х	х
10	0	0	X	X
_		-	D.C.	



G. Rizzoni, Principles and Applications of Electrical Engineering, 5<sup>th</sup> Edition Problem solutions, Chapter 13

\ AB		ŀ	$\overline{f}_0$		
CD	00	01	11	10	
00	0	0	X	0	
01	0	0	X	0	
11	0	0	X	X	
10	1	1	X	X	
$F_0 = C\overline{D}$					

These expressions are identical to those obtained in Problem 13.54. Surprisingly, the presence of the don't cares did not change (or simplify) the solution.

# **Problem 13.61**

# Solution:

# **Known quantities:**

The Karnaugh map shown in Figure P13.61.

#### Find:

The simplified sum-of-product representation of the function.

# Analysis:

ͺA	В	0.4	1.1	1 40
CD	00	$\Omega$ 1	11	10
CD 00	0	X	X	< 0
01	0	1	Х	$\int 0$
11	0	1	0	1
10	X	$\sqrt{X}$	1	$\sqrt{0}$

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display

A.I	00	01	11	10
00	0	1	х	0
01	0	1	х	0
11	0	1	0	1
10	х	х	1	0

$$F = A \cdot \overline{B} \cdot C \cdot D + B \cdot \overline{D} + \overline{A} \cdot B$$

#### Solution:

# **Known quantities:**


The parity bit method to ensure reliability in data transmission systems.

#### Find:

The logic circuit that checks the nibble of data and transmits the proper parity bit for even-parity systems.

#### Analysis:

If we write the nibble in the form ABCD, the Karnaugh map for this problem is:



Hence the function that gives the parity bit can be written as:

 $F = A\overline{BCD} + \overline{ABCD} + \overline{ABCD}$ 

The logic circuit is shown above.

# **Problem 13.63**


#### Solution:

### Find:

The logic circuit that check a nibble of data and its parity-bit.

#### Analysis:

If we write the nibble in the form ABCD and E is the parity-bit, the logic circuit is:




# Solution:

#### Find:

A logic circuit that takes a 4-bit gray code input into a 4-bit nibble of BCD code.

# Analysis:




# Problem 13.65


# Solution:

#### Find:

A logic circuit that takes a 4-bit gray-code

## Analysis:






$$F = \overline{BCD} + A\overline{BCD} + B\overline{CD}$$

#### Solution:

#### Find:

A logic circuit that takes a BCD nibble as input and converts it into its 4221 equivalent, and reports an error if the BCD value exceeds 1001.

#### **Analysis:**



#### **Problem 13.67**

#### Solution:

#### Find:

A logic circuit that reports an error if the 4-bit outputs of two sensors differ by more than one part per 30 seconds period.

#### Analysis:

The output of the logic circuit will be one when a difference greater or equal to 2 is detected between the two sensor outputs.

By defining with  $a_1$ ,  $a_2$ ,  $a_3$ ,  $a_4$  the four bits of the first sensor, and with  $b_1$ ,  $b_2$ ,  $b_3$ ,  $b_4$  the bits of the second sensor, the following Karnaugh maps can be derived.

From the maps, considering the zeros, the following expression can be obtained

$$y = (a_{1} + a_{2} + a_{3} + b_{1} + b_{2} + b_{3})(a_{1} + a_{2} + \overline{a}_{3} + b_{1} + b_{2} + \overline{b}_{3})(a_{1} + \overline{a}_{2} + \overline{a}_{3} + b_{1} + \overline{b}_{2} + \overline{b}_{3})$$

$$(a_{1} + \overline{a}_{2} + a_{3} + b_{1} + \overline{b}_{2} + b_{3})(\overline{a}_{1} + \overline{a}_{2} + a_{3} + \overline{b}_{1} + \overline{b}_{2} + b_{3})(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3})$$

$$(\overline{a}_{1} + a_{2} + \overline{a}_{3} + \overline{b}_{1} + b_{2} + \overline{b}_{3})(\overline{a}_{1} + a_{2} + a_{3} + \overline{b}_{1} + b_{2} + b_{3})(a_{1} + a_{2} + \overline{a}_{3} + a_{4} + b_{1} + b_{2} + \overline{b}_{4})$$

$$(a_{1} + a_{2} + \overline{a}_{3} + a_{4} + \overline{b}_{1} + b_{2} + \overline{b}_{3} + b_{4})(a_{1} + \overline{a}_{2} + \overline{a}_{4} + b_{1} + \overline{b}_{2} + \overline{b}_{3} + b_{4})(a_{1} + \overline{a}_{2} + \overline{a}_{3} + a_{4} + b_{1} + \overline{b}_{2} + \overline{b}_{3} + b_{4})$$

$$(\overline{a}_{1} + a_{2} + \overline{a}_{3} + a_{4} + \overline{b}_{1} + b_{2} + \overline{b}_{4})(\overline{a}_{1} + a_{2} + \overline{a}_{4} + \overline{b}_{1} + b_{2} + \overline{b}_{3} + b_{4})(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + b_{4})$$

$$(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + a_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{4})(a_{1} + \overline{a}_{2} + a_{3} + a_{4} + b_{1} + b_{2} + \overline{b}_{3} + \overline{b}_{4})(a_{1} + a_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})$$


$$(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + a_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})(a_{1} + a_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})$$


$$(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})(\overline{a}_{1} + a_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})$$


$$(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})(\overline{a}_{1} + a_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})$$


$$(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})(\overline{a}_{1} + a_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})$$

$$(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} + \overline{b}_{4})(\overline{a}_{1} + \overline{a}_{2} + \overline{a}_{3} + \overline{a}_{4} + \overline{b}_{1} + \overline{b}_{2} + \overline{b}_{3} +$$









The expression can be simplified as follows

$$y = (a_1 \oplus b_1 + a_2 + a_3 + b_2 + b_3)(a_1 \oplus b_1 + a_2 + \overline{a}_3 + b_2 + \overline{b}_3)(a_1 \oplus b_1 + \overline{a}_2 + \overline{a}_3 + \overline{b}_2 + \overline{b}_3)$$

$$(a_1 \oplus b_1 + \overline{a}_2 + a_3 + \overline{b}_2 + b_3)(a_1 \oplus b_1 + a_2 + \overline{a}_3 + a_4 + b_2 + \overline{b}_4)(a_1 \oplus b_1 + a_2 + \overline{a}_4 + b_2 + \overline{b}_3 + b_4)$$


$$(a_1 \oplus b_1 + \overline{a}_2 + \overline{a}_4 + \overline{b}_2 + \overline{b}_3 + b_4)(a_1 \oplus b_1 + \overline{a}_2 + \overline{a}_3 + a_4 + \overline{b}_2 + \overline{b}_4)(a_1 \oplus b_1 + \overline{a}_2 + a_3 + a_4 + b_2 + \overline{b}_3 + \overline{b}_4)$$

$$(a_1 \oplus b_1 + a_2 + \overline{a}_3 + \overline{a}_4 + \overline{b}_2 + b_3 + b_4)(a_1 \oplus b_1 + \overline{a}_2 + \overline{a}_3 + \overline{a}_4 + \overline{b}_1 + b_2 + b_3 + b_4)(\overline{a}_1 + a_2 + a_3 + a_4 + b_1 + \overline{b}_2 + \overline{b}_3 + \overline{b}_4)$$
Using De Morgan's Theorem

$$y = \overline{(a_1 \otimes b_1)} \overline{(a_2 \overline{a_3} \overline{b_2} \overline{b_3} + \overline{a_2} a_3 \overline{b_2} b_3 + a_2 a_3 b_2 b_3 + a_2 \overline{a_3} b_2 \overline{b_3} + \overline{a_2} a_3 \overline{a_4} \overline{b_2} b_4 + \overline{a_2} a_4 \overline{b_2} b_3 \overline{b_4} + a_2 \overline{a_4} b_2 b_3 \overline{b_4} + \overline{a_2} a_3 \overline{a_4} \overline{b_2} b_3 \overline{b_4} + \overline{a_2} a_3 \overline{a_4} b_2 \overline{b_3} \overline{b_4} + \overline{a_1} a_2 a_3 a_4 b_1 \overline{b_2} \overline{b_3} \overline{b_4} + a_1 \overline{a_2} \overline{a_3} \overline{a_4} \overline{b_1} b_2 b_3 b_4$$

$$= \overline{(a_1 \otimes b_1)} \overline{((a_2 \otimes b_2)(a_3 \otimes b_3) + (a_2 \otimes b_2)(a_3 \overline{a_4} b_4 + a_4 b_3 \overline{b_4}) + a_2 \overline{a_3} \overline{a_4} \overline{b_2} b_3 b_4 + \overline{a_2} a_3 a_4 b_2 \overline{b_3} \overline{b_4}) + \overline{a_1} a_2 a_3 a_4 b_1 \overline{b_2} \overline{b_3} \overline{b_4} + a_1 \overline{a_2} \overline{a_3} \overline{a_4} \overline{b_1} b_2 b_3 b_4$$

From the expression above, it is possible to derive the following logic circuit



# Solution:

#### Find:


A logic circuit that satisfies the function F defined in the problem

#### Analysis:


First write down the truth table of the function F.

I II St WIIIC	down the	irum tubic c	i tile Tulleti	OH I .
A	В	С	D	F
0	0	0	0	0
0	0	0	1	X
0	0	1	0	0
0	0	1	1	1
0	1	0	0	X
0	1	0	1	X
0	1	1	0	1
0	1	1	1	X
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	X
1	1	0	0	1
1	1	0	1	X
1	1	1	0	X
1	1	1	1	1

And then use Karnaugh Map to simplify the logic circuit



$$F = B + D$$



From the Karnaugh maps we know that we can using following logic circuit to represent the function

# **Section 13.5: Combinational Logic Modules**

# **Problem 13.69**

### Solution:

## **Known quantities:**

The truth table for a function.

#### Find:

- a) The Karnaugh map for the function;
- b) Its minimum expression
- c) Realize the function using a 1-of-8 multiplexer


### Analysis:

a) AB							
CD	. (	po,	١	01	11	1	10
00		1		0	1		0
01		0			0		
11		$\bigcap_{1}$		0	1		0
10		1		0	1		0

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.

A	B	$\boldsymbol{C}$	$\boldsymbol{D}$	f(A,B,C,D)
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0 0 0 0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

b)
$$F = \overline{ABD} + \overline{ABC} + \overline{ABCD} + AB\overline{D} + AB\overline{C} + AB\overline{C}D = (\overline{AB} + AB)(C + \overline{D}) + \overline{C}D(\overline{AB} + A\overline{B})$$
c)



#### Solution:

### **Known quantities:**

The multiplexer circuit shown in Figure P13.70.

#### Find:


- a) The truth table for the multiplexer
- b) The binary function performed by the multiplexer.

### Analysis:

a)

X	у	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

b) Binary Addition - S is the sum, and C is the carry



# **Problem 13.71**

#### Solution:

#### **Known quantities:**

A circuit that can operate as a 4-to-16 decoder is shown in Figure P13.71.


#### Find:

The operation of the 4-to-16 decoder, and the role of the logic variable A.

# Analysis:

Assuming that the enable input (EN) is active high, when EN is logic 0 (A is logic 1), all decoder outputs of the first decoder are

forced to logic 1 independent of the inputs. However, when EN is logic 1 (A is logic 0), all decoder outputs of the second decoder are forced to logic 1 independent of the select inputs. Therefore, A functions as the fourth bit of the select inputs. Thus, the circuit operates as a 4 of 16 decoder.



#### Solution:

# Known quantities:

The circuit of Figure P13.72.

#### Find:


The ability of the circuit of performing a conversion from 4-bit binary numbers to 4-bit Gray code.

# Analysis:

We construct the truth table for this circuit shown below:

Binary Input	$G_3$	$G_2$	$G_1$	$G_0$
$B_3B_2B_1B_0$		$B_2 \oplus B_3$	$B_1 \oplus B_2$	
		2 3	1 2	0 1
0 0 0 0	0	0	0	0
0 0 0 1	0	0	0	1
0 0 1 0	0	0	1	1
0 0 1 1	0	0	1	0
0 1 0 0	0	1	1	0
0 1 0 1	0	1	1	1
0 1 1 0	0	1	0	1
0 1 1 1	0	1	0	0
1000	1	1	0	0
1 0 0 1	1	1	0	1
1010	1	1	1	1
1011	1	1	1	0
1 1 0 0	1	0	1	0
1 1 0 1	1	0	1	1
1 1 1 0	1	0	0	1
1111	1	0	0	0

Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.



The output is clearly a Gray code since each number only changes by one bit relative to the previous number.

#### Solution:

## **Known quantities:**

Four Boolean expressions.

#### Find:

- a) Show that these four expressions represent the conversion from 4-bit Gray code to 4-bit binary numbers.
- b) Draw the circuit which implements the conversion.

## Analysis:

a) Note that:

$$B_3 = G_3$$

$$B_2 = G_3 \oplus G_2 = B_3 \oplus G_2$$

$$B_1 = G_3 \oplus G_2 \oplus G_1 = B_2 \oplus G_1$$


$$B_0=G_3\oplus G_2\oplus G_1\oplus G_0=B_1\oplus G_0$$

Then, the truth table is:

	$B_3$	$B_2$	$B_1$	$\mathrm{B}_0$
$G_3G_2G_1G_0$	$G_3$	$G_3 \oplus G_2$	$B_2 \oplus G_1$	$B_1 \oplus G_0$
0 0 0 0	0	0	0	0
0 0 0 1	0	0	0	1
0 0 1 0	0	0	1	0
0 0 1 1	0	0	1	1
0 1 0 0	0	1	0	0
0 1 0 1	0	1	0	1
0 1 1 0	0	1	1	0
0 1 1 1	0	1	1	1
1 0 0 0	1	0	0	0
1 0 0 1	1	0	0	1
1010	1	0	1	0
1011	1	0	1	1
1 1 0 0	1	1	0	0
1 1 0 1	1	1	0	1
1110	1	1	1	0
1111	1	1	1	1

The table verifies that the claim is correct.

b) The circuit is shown in the figure:



# Solution:

# **Known quantities:**

The function  $f(A,B,C) = \overline{ABC} + A\overline{BC} + AC$ 

## Find:

The inputs for a 4-input multiplexer to implement the function.

# **Assumptions:**

The inputs  $I_0$ ,  $I_1$ ,  $I_2$ ,  $I_3$  correspond to  $\overline{AB}$ ,  $\overline{AB}$ ,  $\overline{AB}$  and  $\overline{AB}$  respectively, and each input may be 0, 1,  $\overline{C}$  or C .

# Analysis:

$$f = \overline{A}B\overline{C} + A\overline{B}\overline{C} + AC$$

f = ABC + ABC + AC $A$						
0	1					
0	1					
0	1					
0	1					
1	0					
	0 0 0					

## Solution:

# **Known quantities:**

The function  $f(A, B, C, D) = \sum (2,5,6,8,9,10,11,13,14)_{10}$ .

#### Find:

The inputs for an 8-bit multiplexer to implement the function.

# **Assumptions:**

The inputs  $I_0$  through  $I_7$  correspond to  $\overline{ABC}$ ,  $\overline{ABC}$ ,  $\overline{ABC}$ ,  $\overline{ABC}$ ,  $\overline{ABC}$ ,  $\overline{ABC}$ ,  $\overline{ABC}$  and ABC respectively, and each input may be 0, 1,  $\overline{D}$  or D.

# Analysis:

\ AB				
CD	00	01	11	10
00	0	0	0	1
01	0	1	1	1
11	0	0	0	1
10	1	1	1	1

From the truth table it is clear that:

$$I_{0} = 0$$

$$I_{1} = \overline{D}$$

$$I_{2} = D$$

$$I_{3} = \overline{D}$$

$$I_{4} = 1$$

$$I_{5} = 1$$

$$I_{6} = D$$
and
$$I_{7} = \overline{D}$$