

$\begin{array}{c} {\bf Introduction\ to\ Logic\ Design} \\ {\bf EEF205E} \end{array}$

Homework 5

Rüzgar Erik 040240783

Istanbul Technical University
Faculty of Electrical and Electronics Engineering

January 11, 2025

Recalling the JK flip-flop equations we can derive A(t+1) and B(t+1) as follows:

$$Q(t+1) = J \cdot \overline{Q} + \overline{K} \cdot Q \tag{1}$$

For the A flip-flop: $J_A = x$ and $K_A = b$

$$A(t+1) = x \cdot \overline{A} + \overline{b} \cdot A \tag{2}$$

For the B flip-flop: $J_B = x$ and $K_B = \overline{a}$

$$B(t+1) = x \cdot \overline{B} + a \cdot B \tag{3}$$

Given that there are 2 flip-flops there are $2^2 = 4$ states and we can write the state transition table as follows:

Table 1: State Transition Table

Pre	esent	State	Next State		
A	В	X	A(t+1)	B(t+1)	
0	0	0	0	0	
0	0	1	1	1	
0	1	0	0	0	
0	1	1	1	0	
1	0	0	1	0	
1	0	1	1	1	
1	1	0	0	1	
1	1	1	0	1	

We can draw the state diagram as follows:




Figure 1: State Diagram

The logic diagram for the state machine can be drawn as follows:




Figure 2: Logic Diagram for the State Machine

The state table can be written as follows:

Figure 3: State Table

Pre	esen	t St	Next State			
Α	В	x	У	A* B*		\mathbf{z}
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	1	0	1	1	0
0	0	1	1	0	1	0 1 0
0	1	0	0	0	1	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	1	0 1 0
1	0	0	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	0
1	0	1	1	1	0	0 1 0
1	1	0	0	1	0	1
1	1	0	1	1	0	
1	1	1	0	1	0	0
1	1	1	1	1	0	0

Recalling the JK flip-flop equations we can derive A(t+1) and B(t+1) as follows:

$$Q(t+1) = J \cdot \overline{Q} + \overline{K} \cdot Q \tag{4}$$

For the A flip-flop:

$$A^* = (b \cdot x + b' \cdot y') \cdot A' + (b + x' + y) \cdot A \tag{5}$$

$$B^* = (a' \cdot x) \cdot B' + [a' \cdot (x' + y)] \cdot B \tag{6}$$

Part A

The state table for the requested circuit can be written as follows:

Table 2: State Table

Pre	esent	State	Next State		
A	В	X	A(t+1)	B(t+1)	
0	0	0	0	0	
0	0	1	0	1	
0	1	0	0	1	
0	1	1	1	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	1	1	
1	1	1	1	0	

To design the circuit with D Flip Flops We need its excitation table:

Table 3: D Flip-Flop Excitation Table

Present State	Next State	D Input
0	0	0
0	1	1
1	0	0
1	1	1

It can be seen that the equation for the D flip-flop is D = Q(t+1) so we can take the next state values from the state table and write the D values as follows:

Table 4: State Table

Pre	Present State		Next	State	D Inputs	
A	В	X	A(t+1)	B(t+1)	D_A	D_B
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	1	0	1
0	1	1	1	1	1	1
1	0	0	1	0	1	0
1	0	1	0	0	0	0
1	1	0	1	1	1	1
1	1	1	1	0	1	0

We can find equations for \mathcal{D}_A and \mathcal{D}_B with the help of kmaps:




Figure 4: K-Map for D_A

The simplified equation for D_A is:

$$D_A = (\overline{x_{in}} \cdot A) + (x_{in} \cdot B) \tag{7}$$

We can draw the K-Map for \mathcal{D}_B as follows:




Figure 5: K-Map for D_B

The simplified equation for D_B is:

$$D_B = (\overline{x_{in}} \cdot B) + (x_{in} \cdot \overline{A}) \tag{8}$$

All of the equations can be implemented in a circuit as follows:

$$D_A = (\overline{x_{in}} \cdot A) + (x_{in} \cdot B) \tag{9}$$

$$D_B = (\overline{x_{in}} \cdot B) + (x_{in} \cdot \overline{A}) \tag{10}$$

Part B

The state table for the requested circuit can be written as follows:

Table 5: State Table

Pre	esent	State	Next State		
A	В	X	A(t+1)	B(t+1)	
0	0	0	0	0	
0	0	1	1	1	
0	1	0	0	1	
0	1	1	1	0	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	1	1	
1	1	1	0	1	

Again using the principle of D flip-flops we can add the D inputs to the state table as follows:

Table 6: State Table

Pre	Present State		Next	State	D Inputs	
A	В	X	A(t+1)	B(t+1)	D_A	D_B
0	0	0	0	0	0	0
0	0	1	1	1	1	1
0	1	0	0	1	0	1
0	1	1	1	0	1	0
1	0	0	1	0	1	0
1	0	1	0	0	0	0
1	1	0	1	1	1	1
1	1	1	0	1	0	1

We can find equations for \mathcal{D}_A and \mathcal{D}_B with the help of kmaps:




Figure 6: K-Map for D_A

The simplified equation for D_A is:

$$D_A = (\overline{x_{in}} \cdot A) + (x_{in} \cdot \overline{A}) \tag{11}$$

This shows an XOR gate is needed for the implementation of D_A .

$$D_A = x_{in} \oplus A \tag{12}$$

We can draw the K-Map for \mathcal{D}_B as follows:




Figure 7: K-Map for D_B

The simplified equation for D_B is:

$$D_B = (\overline{x_{in}} \cdot B) + (x_{in} \cdot \overline{B} \cdot \overline{A}) + (x_{in} \cdot A \cdot B)$$
(13)

Also it can be simplified with XNOR gates as follows:

$$D_B = (\overline{x_{in}} \cdot B) + (x_{in} \cdot (A \odot B)) \tag{14}$$

So the circuit can be implemented as follows:

$$D_A = x_{in} \oplus A \tag{15}$$

$$D_B = (\overline{x_{in}} \cdot B) + (x_{in} \cdot (A \odot B)) \tag{16}$$

Question 4

For a serial 2s complementer, the circuit can be implemented as follows:

 S_0 : We have not seen a 1 yet copy the input to the output

 S_1 : We have seen a 1, invert the output.

This is for LSB sent first approach.

The finite state machine can be implemented as follows:




Figure 8: State Diagram

The state table can be written as follows:

Table 7: State Table

Pre	esent State	Next State		
Q	x	Q(t+1)	У	
0	0	0	0	
0	1	1	1	
1	0	1	1	
1	1	1	0	

We are using D latch for this implementation. The D input can be written as follows:

It can be seen from the table that the D input it:

$$D = Q + x \tag{17}$$

And it can be seen that the y is the xor of the Q and x:

$$y = Q \oplus x \tag{18}$$

The circuit can be implemented as follows:




Figure 9: Logic Diagram for the State Machine

The requested state transition table is given in Table 8.

Table 8: State Transition Table for Sequential Circuit

Curr	ent State	Inp	outs		State
A	В	\mathbf{E}	\mathbf{F}	A*	B^*
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	1	1
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	1	1	0
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	1	1	1
1	1	0	0	1	1
1	1	0	1	1	1
1	1	1	0	1	0
1	1	1	1	0	0

The state machine diagram can be drawn as follows:




Figure 10: State Diagram

The E signal allows signal to change if its 0 F signal does not matter and the state does not change.

F = 1 counts up the state and F = 0 counts down the state.

The JK flip-flop equations can be written as follows:

$$Q(t+1) = J \cdot \overline{Q} + \overline{K} \cdot Q \tag{19}$$

And the excitation table for the JK flip-flop can be written as follows:

Table 9: JK Flip-Flop Excitation Table

Present State	Next State	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

We can add 4 columns for J_A, J_B, K_A, K_B

Table 10: State Transition Table for Sequential Circuit

Curre	ent State	Inp	uts	Next	t State		FF I	nputs	
A	В	\mathbf{E}	\mathbf{F}	A*	B^*	J_A	K_A	J_B	K_B
0	0	0	0	0	0	0	X	0	X
0	0	0	1	0	0	0	X	0	X
0	0	1	0	1	1	1	X	1	X
0	0	1	1	0	1	0	X	1	X
0	1	0	0	0	1	0	X	X	0
0	1	0	1	0	1	0	X	X	0
0	1	1	0	0	0	0	X	X	1
0	1	1	1	1	0	1	X	X	1
1	0	0	0	1	0	X	0	0	X
1	0	0	1	1	0	X	0	0	X
1	0	1	0	0	1	X	1	1	X
1	0	1	1	1	1	X	0	1	X
1	1	0	0	1	1	X	0	X	0
1	1	0	1	1	1	X	0	X	0
1	1	1	0	1	0	X	0	X	1
_ 1	1	1	1	0	0	X	1	X	1

For finding the equations we can use kmaps:




Figure 11: K-map for J_A

		EF						
		00	01	11	10			
	00	X	X	X	X			
A D	01	X	X	X	X			
AB	11	0	0	1	0			
	10	0	0	0	1			

Figure 12: K-map for K_A

		EF			
		00	01	11	10
AB	00	0	0	1	1
	01	X	X	X	X
	11	X	X	X	X
	10	0	0	1	1

Figure 13: K-map for J_B

		EF				
		00	01	11	10	
AB	00	X	X	X	X	
	01	0	0	1	1	
	11	0	0	1	1	
	10	X	X	X	X	

Figure 14: K-map for K_B

The final equations for the flip flops can be obtained from kmaps as follows:

$$J_A = A'B \cdot (BF + B'F') \tag{20}$$

$$K_A = AE \cdot (BF + B'F') \tag{21}$$

$$J_B = E (22)$$

$$K_B = E (23)$$

Part 2

Question 1

The Vhdl code for the requested circuit can be written as follows:

Listing 1: JK_LATCH.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
5 entity JK_Latch is
                        STD_LOGIC;
       Port ( J : in
               K : in
                        STD_LOGIC;
               EN: in STD_LOGIC;
               Q : out
                        STD_LOGIC;
               QN : out STD_LOGIC);
10
12 end JK_Latch;
13
15 architecture Behavioral of JK_Latch is
       signal state : STD_LOGIC := '0';
17
18
19 begin
20
       process (J, K, EN)
       begin
21
           if (EN = '1') then
22
                if (J = '0' \text{ and } K = '0') then
                    state <= state;</pre>
24
                elsif (J = '0') and K = '1') then
25
                    state <= '0';
26
                elsif (J = '1' \text{ and } K = '0') then
                    state <= '1';
                elsif (J = '1') and K = '1') then
29
                    state <= not state;</pre>
30
                end if;
           end if;
32
       end process;
33
       Q <= state;
       QN <= not state;
36
38 end Behavioral;
```

The testbench for the requested circuit can be written as follows:

Listing 2: JK_LATCH_tb.vhd

```
1 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
5 entity JK_Latch_tb is
6 end JK_Latch_tb;
8 architecture Behavioral of JK_Latch_tb is
      component JK_Latch
          Port ( J : in
                          STD_LOGIC;
11
                  K : in
                          STD_LOGIC;
                  EN: in STD_LOGIC;
                           STD_LOGIC;
                  Q : out
14
                  QN : out STD_LOGIC);
      end component;
16
      signal JTB : STD_LOGIC := '0';
      signal KTB : STD_LOGIC := '0';
19
      signal ENTB : STD_LOGIC := '0';
20
      signal QTB : STD_LOGIC;
21
      signal QNTB : STD_LOGIC;
22
23
```

```
_{24} begin
       UUT: JK_Latch port map (J => JTB, K => KTB, EN => ENTB, Q => QTB, Q
26
       stim_proc: process
28
       begin
29
30
           -- Initial state
32
           JTB <= '0':
33
           KTB <= '0';
           ENTB <= '0';
           wait for 100 ns;
36
37
           -- No change expected
           ENTB <= '1';
40
           JTB <= '0';
41
           KTB <= '0';
           wait for 100 ns;
43
44
            -- Q = 1
45
           ENTB <= '1';
           JTB <= '1';
           KTB <= '0';
48
           wait for 100 ns;
49
           --Q=0
51
           ENTB <= '1';
52
           JTB <= '0';
           KTB <= '1';</pre>
           wait for 100 ns;
55
56
           -- Toggle
58
59
           ENTB <= '1';
60
           JTB <= '1';</pre>
           KTB <= '1';</pre>
62
           wait for 100 ns;
63
64
           wait;
       end process;
68 end Behavioral;
```

The RTL schematic for the requested circuit can be seen in Figure 15.




Figure 15: RTL Schematic for JK Latch

The simulation results can be seen in Figure 16.



Figure 16: Simulation Results for JK Latch

Question 2

The Vhdl code for the requested circuit can be written as follows:

Listing 3: JK FF.vhd

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity JK_FF is
      Port (
           J : in STD_LOGIC;
          K : in STD_LOGIC;
          CLK : in STD_LOGIC;
          Q : out STD_LOGIC;
          QN : out STD_LOGIC
      );
11
^{12} end JK_FF;
14 architecture Behavioral of JK_FF is
      signal state : STD_LOGIC := '0';
15
16 begin
17
```

```
process (CLK)
      begin
19
           if rising_edge(CLK) then
20
                if J = '0' and K = '0' then
                    state <= state;</pre>
22
                elsif J = '0' and K = '1' then
23
                    state <= '0';
                elsif J = '1' and K = '0' then
                    state <= '1';
                elsif J = '1' and K = '1' then
                    state <= not state;</pre>
                end if;
           end if;
30
      end process;
31
33
      Q <= state;
      QN <= not state;
34
36 end Behavioral;
```

The testbench for the requested circuit can be written as follows:

Listing 4: JK_FF_tb.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity JK_FF_TB is
5 end JK_FF_TB;
7 architecture Behavioral of JK_FF_TB is
      component JK_FF
9
          Port ( J : in
                           STD_LOGIC;
                          STD_LOGIC;
                  K : in
11
                  CLK: in STD_LOGIC;
                           STD_LOGIC;
                  Q : out
                  QN : out
                             STD_LOGIC);
      end component;
15
      signal JTB : STD_LOGIC := '0';
      signal KTB : STD_LOGIC := '0';
      signal CLKTB : STD_LOGIC := '0';
19
      signal QTB : STD_LOGIC;
20
      signal QNTB : STD_LOGIC;
22
23 begin
24
      UUT: JK_FF port map (J => JTB, K => KTB, CLK => CLKTB, Q => QTB, QN
26
      clock : process
      begin
          CLKTB <= '0';
          wait for 5 ns;
30
          CLKTB <= '1';
31
          wait for 5 ns;
      end process;
34
      stim_proc: process
      begin
           JTB <= '0';
37
```

KTB <= '0';

38

```
wait for 100 ns;
           JTB <= '0';
           KTB <= '0';
           wait for 100 ns;
43
           JTB <= '1';</pre>
           KTB <= '0';
           wait for 100 ns;
           JTB <= '0';
           KTB <= '1';
           wait for 100 ns;
51
           JTB <= '1';</pre>
           KTB <= '1';
           wait for 100 ns;
           wait;
       end process;
60 end Behavioral;
```

The RTL schematic for the requested circuit can be seen in Figure 17. $\,$




Figure 17: RTL Schematic for JK Flip Flop

The simulation results can be seen in Figure 18.



Figure 18: Simulation Results for JK Flip Flop




Figure 19: State Diagram for Pattern Detector

- 1. **S0**: Initial state (waiting for a valid start of a pattern).
- 2. **S1**: '10' detected (beginning of Pattern 1).
- 3. **S2**: '10-10' detected (middle of Pattern 1).
- 4. **S3**: '10-10-11' detected (Pattern 1 complete, Z = 1).
- 5. **S4**: '11' detected (beginning of Pattern 2).
- 6. S5: '11-00' detected (middle of Pattern 2).
- 7. **S6**: '11-00-01' detected (Pattern 2 complete, Z = 1).

The VHDL code for the requested circuit can be written as follows:

Listing 5: Pattern Detector.vhd

```
1 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
  entity Pattern_Detector is
      Port (
          CLK : in STD_LOGIC;
          DATA_IN : in STD_LOGIC_VECTOR(1 downto 0);
          Z : out STD_LOGIC
      );
  end Pattern_Detector;
11
 architecture Behavioral of Pattern_Detector is
12
      type state_type is (S0, S1, S2, S3, S4, S5, S6);
      signal STATE_CURRENT, STATE_NEXT : state_type := S0;
      signal Z_internal : STD_LOGIC := '0';
15
_{16} begin
      process (CLK)
      begin
          if rising_edge(CLK) then
19
              STATE_CURRENT <= STATE_NEXT;
20
```

```
Z <= Z_internal;</pre>
21
           end if;
22
       end process;
23
       process (STATE_CURRENT, DATA_IN)
25
       begin
26
           STATE_NEXT <= SO;
27
           Z_internal <= '0';</pre>
29
           case STATE_CURRENT is
30
                when SO =>
                     if DATA_IN = "10" then
                          STATE_NEXT <= S1;
33
                     elsif DATA_IN = "11" then
34
                          STATE_NEXT <= S4;
                     end if;
                when S1 =>
                     if DATA_IN = "10" then
                          STATE_NEXT <= S2;
40
                     else
41
                          STATE_NEXT <= SO;
42
                     end if;
                when S2 =>
45
                     if DATA_IN = "11" then
46
                          STATE_NEXT <= S3;
                          Z_internal <= '1';</pre>
48
                     else
49
                          STATE_NEXT <= SO;
50
                     end if;
                when S3 =>
                     STATE_NEXT <= SO;
                when S4 =>
56
                     if DATA_IN = "OO" then
57
                         STATE_NEXT <= S5;
                          STATE_NEXT <= SO;
60
                     end if;
61
                when S5 \Rightarrow
                     if DATA_IN = "01" then
64
                          STATE_NEXT <= S6;
65
                          Z_internal <= '1';</pre>
                     else
                          STATE_NEXT <= SO;
68
                     end if;
69
                when S6 \Rightarrow
71
                     STATE_NEXT <= SO;
72
73
                when others =>
                     STATE_NEXT <= SO;
75
           end case;
76
       end process;
78 end Behavioral;
```

The testbench for the requested circuit can be written as follows:

Listing 6: Pattern Detector tb.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity Pattern_Detector_tb is
5 end Pattern_Detector_tb;
7 architecture Behavioral of Pattern_Detector_tb is
      signal CLK : STD_LOGIC := '0';
      signal DATA_IN : STD_LOGIC_VECTOR(1 downto 0) := "00";
      signal Z : STD_LOGIC;
10
11
      component Pattern_Detector is
          Port (
               CLK : in STD_LOGIC;
14
               DATA_IN : in STD_LOGIC_VECTOR(1 downto 0);
               Z : out STD_LOGIC
           );
      end component;
18
19
20 begin
      uut: Pattern_Detector
           port map (
22
               CLK => CLK,
23
               DATA_IN => DATA_IN,
               Z => Z
           );
26
      clock : process
      begin
29
           while true loop
30
               CLK <= '0';
31
               wait for 5 ns;
               CLK <= '1';
33
               wait for 5 ns;
34
           end loop;
      end process;
37
      process
38
39
      begin
           wait for 10 ns;
           DATA_IN <= "00";
41
           wait for 10 ns;
42
          DATA_IN <= "10";
           wait for 10 ns;
           DATA_IN <= "10";
45
           wait for 10 ns;
46
          DATA_IN <= "11";
           wait for 10 ns;
          DATA IN \leftarrow "O1";
49
           wait for 10 ns;
50
           DATA_IN <= "10";
           wait for 10 ns;
52
           DATA_IN <= "11";
53
           wait for 10 ns;
54
           DATA_IN <= "00";
           wait for 10 ns;
56
           DATA_IN <= "01";
57
           wait for 10 ns;
          DATA_IN <= "00";
59
           wait for 10 ns;
```

```
DATA_IN <= "10";
          wait for 10 ns;
          DATA_IN <= "00";
          wait for 10 ns;
          DATA_IN <= "10";
65
          wait for 10 ns;
66
          DATA_IN <= "10";
          wait for 10 ns;
          DATA_IN <= "11";
69
          wait for 10 ns;
          DATA_IN <= "10";
          wait for 10 ns;
72
          DATA_IN <= "10";
73
          wait for 10 ns;
74
          DATA_IN <= "11";
           wait for 10 ns;
76
           wait;
      end process;
80 end Behavioral;
```

The RTL schematic for the requested circuit can be seen in Figure 20.




Figure 20: RTL Schematic for Pattern Detector

The simulation results can be seen in Figure 21.



Figure 21: Simulation Results for Pattern Detector

Question 4

Assigning the states as follows:

Table 11: State and Assignment Table

State	$Q_2Q_1Q_0$		
S_0	000		
S_1	001		
S_2	010		
S_3	011		
S_4	100		
S_5	101		
S_6	110		

Using the excitation table of JK flip-flops, we can find the JK inputs for each state transition as follows:

Table 12: JK Flip-Flop Excitation Table

Present State	Next State	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Current $(Q_2Q_1Q_0)$	Input (A_1A_0)	Next $(Q_2^+Q_1^+Q_0^+)$	\mathbf{Z}	(J_2,K_2)	(J_1,K_1)	(J_0, K_0)
000 (S0)	10	001 (S1)	0	(0,X)	(0,X)	(1,X)
000 (S0)	11	100 (S4)	0	(1,X)	(0,X)	(0,X)
000 (S0)	Others	000 (S0)	0	(0,X)	(0,X)	(0,X)
001 (S1)	10	010 (S2)	0	(0,X)	(1,X)	(X,1)
001 (S1)	Others	000 (S0)	0	(0,X)	(0,X)	(X,1)
010 (S2)	11	011 (S3)	1	(0,X)	(X,0)	(1,X)
010 (S2)	Others	000 (S0)	0	(0,X)	(X,1)	(0,X)
011 (S3)	Any	000 (S0)	0	(0,X)	(X,1)	(X,1)
100 (S4)	00	101 (S5)	0	(X,0)	(0,X)	(1,X)
100 (S4)	Others	000 (S0)	0	(X,1)	(0,X)	(0,X)
101 (S5)	01	110 (S6)	1	(X,0)	(1,X)	(X,1)
101 (S5)	Others	000 (S0)	0	(X,1)	(0,X)	(X,1)
110 (S6)	Any	000 (S0)	0	(X,1)	(X,1)	(0,X)

Table 13: State Transition Table with JK Inputs

The expressions were simplified and the results are

$$\begin{split} J_2 &= \overline{Q_2} \, \overline{Q_1} \, \overline{Q_0} \, A_1 \, A_0, \\ K_2 &= (Q_2 Q_1) + (Q_2 \, \overline{Q_1} \, \overline{Q_0} \, (A_1 + A_0)) + (Q_2 \, \overline{Q_1} \, Q_0 \, (A_1 + \overline{A_0})), \\ J_1 &= \overline{Q_1} \, Q_0 \, \left(\overline{Q_2} \, A_1 \, \overline{A_0} + Q_2 \, \overline{A_1} \, A_0 \right), \\ K_1 &= \overline{Q_2} \, Q_1 \, \overline{Q_0} \, (\overline{A_1} + \overline{A_0}) + \overline{Q_2} \, Q_1 \, Q_0 + Q_2 \, Q_1 \, \overline{Q_0}, \\ J_0 &= \overline{Q_2} \, \overline{Q_1} \, \overline{Q_0} \, A_1 \, \overline{A_0} + \overline{Q_2} \, Q_1 \, \overline{Q_0} \, A_1 \, A_0 + Q_2 \, \overline{Q_1} \, \overline{Q_0} \, \overline{A_1} \, \overline{A_0}, \\ K_0 &= \overline{Q_2} \, \overline{Q_1} \, Q_0 \, (\overline{A_1} + A_0) + \overline{Q_2} \, Q_1 \, Q_0 + Q_2 \, \overline{Q_1} \, Q_0, \\ Z &= \overline{Q_2} \, Q_1 \, \overline{Q_0} \, A_1 \, A_0 + Q_2 \, \overline{Q_1} \, Q_0 \, \overline{A_1} \, A_0. \end{split}$$

The vhdl code for the requested circuit can be written as follows:

Listing 7: Pattern Detector JK FF.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity sequence_detector is
       Port (
                           STD_LOGIC;
           clk
                    : in
                           STD LOGIC;
           A 1
                    : in
           ΑO
                           STD_LOGIC;
                    : in
           7.
                    : out STD_LOGIC
       );
11 end sequence_detector;
  architecture Behavioral of sequence_detector is
       component JK_FF
14
           Port (
                J
                              STD_LOGIC;
                       : in
                K
                       : in
                              STD_LOGIC;
                CLK
                       : in
                              STD_LOGIC;
18
                Q
                       : out STD_LOGIC;
19
                       : out STD_LOGIC
                QN
           );
       end component;
22
23
       signal Q2, Q1, Q0 : STD_LOGIC;
       signal QN2, QN1, QN0 : STD_LOGIC;
       signal J2, K2, J1, K1, J0, K0 : STD LOGIC;
26
27
28 begin
       J2 <= (not Q2) and (not Q1) and (not Q0) and A1 and A0;
29
30
       K2 \le (Q2 \text{ and } Q1) \text{ or }
31
              (Q2 and (not Q1) and (not Q0) and (A1 or A0)) or
              (Q2 and (not Q1) and Q0 and (A1 or (not A0)));
34
       J1 \le (not Q1) and Q0 and
              ((not Q2 and A1 and (not A0)) or (Q2 and (not A1) and A0));
37
       K1 \leftarrow ((not Q2) \text{ and } Q1 \text{ and } (not Q0) \text{ and } ((not A1) \text{ or } (not A0))) \text{ or}
              ((not Q2) and Q1 and Q0) or
39
              (Q2 and Q1 and (not Q0));
       JO <= ((not Q2) and (not Q1) and (not Q0) and A1 and (not A0)) or
42
              ((not Q2) and Q1 and (not Q0) and A1 and A0) or
43
              (Q2 and (not Q1) and (not Q0) and (not A1) and (not A0));
45
       KO \leftarrow ((not Q2) and (not Q1) and Q0 and ((not A1) or A0)) or
46
              ((not Q2) and Q1 and Q0) or
47
              (Q2 and (not Q1) and Q0);
49
       Z \le ((not Q2) \text{ and } Q1 \text{ and } (not Q0) \text{ and } A1 \text{ and } A0) \text{ or}
50
             (Q2 and (not Q1) and Q0 and (not A1) and A0);
       FF2: JK_FF port map (
           J \Rightarrow J2,
           K => K2,
           CLK => clk,
56
           Q \Rightarrow Q2,
57
           QN => QN2
       );
59
60
```

```
FF1: JK_FF port map (
            J \Rightarrow J1,
62
            K => K1,
63
            CLK => clk,
            Q => Q1,
65
            QN => QN1
66
       );
       FFO: JK_FF port map (
69
             J \Rightarrow J0,
70
            K => KO,
71
            CLK => clk,
             Q => QO,
73
             QN => QNO
74
       );
75
77 end Behavioral;
```

The testbench for the requested circuit can be written as follows:

Listing 8: Pattern_Detector_JK_FF_tb.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity sequence_detector_tb is
5 end sequence_detector_tb;
7 architecture Behavioral of sequence_detector_tb is
      signal CLK : STD_LOGIC := '0';
      signal A1
                 : STD_LOGIC := '0';
      signal A0 : STD_LOGIC := '0';
                 : STD_LOGIC;
      signal Z
11
12
      component sequence_detector is
13
           Port (
14
               clk : in
                          STD_LOGIC;
                          STD_LOGIC;
               A1 : in
               ΑO
                   : in
                          STD_LOGIC;
17
                   : out STD_LOGIC
18
           );
      end component;
20
21
22 begin
      uut: sequence_detector
          port map (
24
               clk => CLK,
25
               A 1
                   => A1,
26
               ΑO
                   => AO,
               Ζ
                   => Z
           );
29
      clock : process
31
      begin
32
           while true loop
33
               CLK <= '0';
               wait for 10 ns;
               CLK <= '1';
36
               wait for 10 ns;
37
           end loop;
      end process;
39
40
```

```
stimulus : process
41
      begin
42
          wait for 20 ns;
43
          A1 <= '1'; A0 <= '0'; wait for 20 ns;
          A1 <= '1'; A0 <= '0'; wait for 20
45
          A1 <= '1'; AO <=
                            '1'; wait for 20
                                              ns;
46
                '1'; AO <=
          A1 <=
                            '1'; wait for 20 ns;
          A1 <=
                 '0'; AO <=
                            '0'; wait for 20 ns;
                 '0'; AO <=
                            '1'; wait for 20 ns;
          A1 <=
                 '0'; AO <=
                            '0'; wait for 20 ns;
          A1 <=
                 '1'; AO <=
                            '0'; wait for
                                           20 ns;
                 '1'; AO
             <=
                            '0'; wait for
          A 1
                         <=
                                           20
                 '1'; AO
                            '1'; wait for
          A 1
                         <=
                                           20
          A1 <=
                 '1'; AO
                         <=
                            '0'; wait for
                                           20
          A1 <= '1'; AO <=
                            '0'; wait for 20 ns;
          A1 <= '1'; A0 <= '1'; wait for 20 ns;
          wait;
      end process;
60 end Behavioral;
```

The RTL schematic for the requested circuit can be seen in Figure 22.




Figure 22: RTL Schematic for Pattern Detector with JK Flip-Flops

The simulation results can be seen in Figure 23.




Figure 23: Simulation Results for Pattern Detector with JK Flip-Flops