
# Audio DSP on ESP32

I<sup>2</sup>S Setup

# System diagram



### ESP32 driver overview

#### Functional Overview %

#### Installing the Driver

Install the I2S driver by calling the function:cpp:func`i2s\_driver\_install` and passing the following arguments:

- Port number
- The structure i2s\_config\_t with defined communication parameters
- · Event queue size and handle

#### Configuration example:

```
static const int i2s_num = 0; // i2s port number

static const i2s_config_t i2s_config = {
    .mode = I2S_MODE_MASTER | I2S_MODE_TX,
    .sample_nate = 44100,
    .bits_per_sample = 16,
    .channel_format = I2S_CHANNEL_FMT_RIGHT_LEFT,
    .communication_format = I2S_COMM_FORMAT_STAND_I2S,
    .intr_alloc_flags = 0, // default interrupt priority
    .dma_buf_count = 8,
    .dma_buf_len = 64,
    .use_apll = false
};

i2s_driver_install(I2S_NUM, &i2s_config, 0, NULL);
```

- ESP32 has 2 bidirectional I<sup>2</sup>S modules (up to 4 channels in + out simultaneously)
- Driver has no support for MCLK

https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/peripherals/i2s.html

### How to setup MCLK?

ESP32 supports MCLK by outputting the internal I2Sn\_CLK (from which also I2Sn\_BCLK is derived) on GPIO 0, 1 and 3




Figure 62: I2S Clock

### 5.10 IO MUX Pad List

Table 20 shows the IO\_MUX functions for each I/O pad:


Table 20: IO\_MUX Pad Summary


GPIO	Pad Name	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Reset	Notes
0	GPI00	GPIO0	CLK_OUT1	GPI00	122	-	EMAC_TX_CLK	3	R
1	UOTXD	UOTXD	CLK_OUT3	GPIO1	-	-	EMAC_RXD2	3	St.
2	GPIO2	GPIO2	HSPIWP	GPIO2	HS2_DATA0	SD_DATA0	-	2	R
3	UORXD	U0RXD	CLK_OUT2	GPIO3	-	-	-	3	15±11
4	GPIO4	GPIO4	HSPIHD	GPIO4	HS2_DATA1	SD_DATA1	EMAC_TX_ER	2	R
5	GPIO5	GPIO5	VSPICS0	GPIO5	HS1_DATA6	-	EMAC_RX_CLK	3	15-15

## How to setup MCLK?

Two registers must be modified "by hand" (decide before which CLK\_OUT to use

- 1. IO\_MUX\_GPIOO\_REG -> must be set to CLK1 internal signal
- 2. Route I2S0 internal CLK to CLK\_OUT via IO\_MUX\_PIN\_CTRL





## I2S MCLK speed?

ESP32 I2S driver will force either MCLK = 256\*fs or 384\*fs depending on selected bit-width

Our config (44.1 kHz, 32 bit) will end up in 256\*fs as 256%32 = 0

```
esp_err_t i2s_set_clk(i2s_port_t i2s_num, uint32_t rate, i2s_bits_per_sample_t bits, i2s_channel_t ch)
{
   int factor = (256%bits)? 384 : 256; // According to hardware codec requirement(supported 256fs or 384fs)
   int clkmInteger, clkmDecimals, bck = 0;
   double denom = (double)1 / 64;
   int channel = 2;
   i2s_dma_t *save_tx = NULL, *save_rx = NULL;
```

### ESP32 I2S driver-init with MCLK

```
i2s config t i2s config = {
    .mode = I2S MODE MASTER | I2S MODE TX | I2S MODE RX,
    .sample rate = 4\overline{4100},
    .bits per sample = 32,
    .channel format = I2S CHANNEL FMT RIGHT LEFT,
    .communication format = I2S COMM FORMAT STAND MSB,
    .dma buf count = 6,
    .dma buf len = 512,
    .intr alloc flags = 0,
    .tx desc auto clear = true
i2s driver install(0, &i2s config, 0, NULL);
i2s pin config t pin config = {
    .bck io num = 26,
    .ws io num = 25,
    .data out num = 22,
    .data in num = 19
i2s set pin(0, &pin config);
//enable MCLK on GPI00
REG WRITE(PIN CTRL, 0xFF0);
PIN FUNC SELECT(PERIPHS IO MUX GPIO0 U, FUNC GPIO0 CLK OUT1);
```