Non-synchronous Boost Converter Calculations

Component Parameters (From SMPS Datasheet)

$$R_{DS ON} := 500 \text{ m}\Omega$$

$$f_{SW} := 1.6 \text{ MHz}$$

$$V_{DTODE} := 0.5 \text{ V}$$

Design Parameters

 $V_{\tau N} := 5 \text{ V}$

Output Current
$$I_{OUT} := 200 \text{ mA}$$

$$I_{SW\ AVG}:=0.5\ A$$

$$R_{FB}$$
 $_{T} := 115 \text{ k}\Omega$

$$R_{FB~B} := 13.3~\mathrm{k}\Omega$$

$$L := 10 \, \mu H$$

$$SRF := 41 \text{ MHz}$$

Calculated Parameters

FET Drain-Source Voltage Drop

$$V_{SW} := R_{DS_ON} \cdot I_{SW_AVG} = 0.25 \text{ V}$$

Output Voltage

$$V_{OUT} := V_{FB} \cdot \frac{R_{FB_T} + R_{FB_B}}{R_{FB_B}} = 11.8653 \text{ V}$$

Duty Cycle

$$DC := \frac{V_{OUT} + V_{DIODE} - V_{IN}}{V_{OUT} + V_{DIODE} - V_{SW}} = 60.7935 \%$$

Average Inductor Current

$$I_{IND_AVG} := \frac{I_{OUT}}{1 - DC} = 0.5101 \text{ A}$$

Inductor Ripple Current

$$\mathbf{I}_{RIPPLE} := \mathbf{DC} \cdot \frac{\mathbf{V}_{IN} - \mathbf{V}_{SW}}{\mathbf{f}_{SW} \cdot \mathbf{L}} = \mathbf{0.1805} \; \mathbf{A}$$

Inductor Switching Current

$$\mathbf{I}_{SW} \coloneqq \mathbf{I}_{IND_AVG} + \frac{\mathbf{I}_{RIPPLE}}{2} = 0.6004 \text{ A}$$

Parasitic Capacitance of Inductor

$$C_{PARASITIC} := \frac{1}{\left(2 \cdot \mathbf{m} \cdot SRF\right)^2 \cdot L} = 1.5069 \text{ pF}$$


Output Filter Design

The design criteria for the output filter is to attenuate frequencies between the switching frequency and knee frequency of the converter. A worst case 10ns rise time of the FET is assumed. This should be confirmed upon prototyping as it is not stated in the datasheet.


$$\mathbf{t}_{r} \coloneqq \mathbf{10} \ \mathrm{ns}$$

Knee frequency of SMPS

$$f_{knee} := \frac{0.5}{t_r} = 50 \text{ MHz}$$



.ac oct 10 1K 1G



As shown in the graph, the attenuation at 1.6MHz is ~54dB with good attenuation up to the knee frequency of 50MHz. The selected output filter should be suitable for the SMPS.

Transient Analysis

A transient analysis was performed to check the circuit performs as expected. The fixed duty cycle calculated in the SMPS calcs. This simulation does not include the control loop of the SMPS. It is assumed to be stable as the loop compensation recommendations in the datasheet have been followed.

Parameters found by simulation: Avg Inductor Current (L1): 570mA Peak Inductor Current (L1): 650mA Output Ripple Voltage: 250µA Avg Power of ESR2: 2.3mW

The inductor current was found to be slightly higher during the simulation, this is mostly due to the inclusion of ESR in the simulated inductor. Otherwise, the calculated duty cycle matched the simulation results, a 60.79% duty cycle resulted in an output voltage (BST_12V) of 11.86V. As shown in the graph, the output filter is effective at attenuating the switching noise.

