

CS2022 Multiple-Cycle Microprogrammed Computer



CS2022 Project 2 Microcoded Instruction Set Processor

- Project 2 in incremental steps
- modifications are required for tomorrow:
 - Increase the number of registers in the register-file from 8 to 9
 - ➤ This requires an additional select bit for the two multiplexers (Bus A and Bus B) and the destination decoder. These are separate signals (TD, TA, TB) that are provided by the Control Memory
 - ► The size of the registers in the register-file has to be increased to 16bit (size of instructions)



CS2022 Datapath Modifications

- ► Add and test:
 - ► Memory M (512 x 16)
 - ► Control Memory (256 x 28)
- to your project.
 - ► MUX M will feed 16 bit addresses from ether the Bus A or the PC into the Memory M entity but only the 9 least significant address bits will be used to index into the array. This restricts the memory size to 512.

CS2022

Control Memory 256 x 28

library IEEE

27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

NA MS M I P P T T T T M B FS M M M W

- -- Michael Manzke
- -- michael.manzke@cs.tcd.ie
- -- 25 April 2003

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

CS2022


entity control_memory


```
entity control_memory is
  Port ( MW : out std_logic;
      MM: out std_logic;
      RW: out std_logic;
      MD : out std_logic;
      FS: out std_logic_vector(4 downto 0);
      MB: out std_logic;
      TB: out std_logic;
      TA: out std_logic;
      TD: out std_logic;
      PL: out std_logic;
      PI: out std_logic;
      IL : out std_logic;
      MC: out std_logic;
      MS: out std_logic_vector(2 downto 0);
      NA: out std_logic_vector(7 downto 0);
      IN_CAR : in std_logic_vector(7 downto 0));
end control_memory;
                                      CS2022, 15th Lecture, Dr. M. Manzke, Page: 6
```


CS2022

architecture Behavioral of control_memory is

```
architecture Behavioral of control_memory is
type mem_array is array(0 to 255) of std_logic_vector(27 downto 0);
begin
memory_m: process(IN_CAR)
        variable control_mem : mem_array:=(
                                  X"FFFFFFF", -- 0
                                  X"0000000", -- 1
                                  X"AAAAAAA", -- 2
                                  X"0000000", -- 3
                                  X"BBBBBBB", -- 4
                                  X"0000000", -- 5
                                  X"CCCCCCC", -- 6
                                  X"0000000", -- 7
```







CS2022 Begin (process) MSB

```
27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

NA MS M C L P P T T T B M B FS M M M W
```

```
TB <= control_out(10);
    TA <= control_out(11);
    TD <= control_out(12);
    PL <= control_out(13);
    PI <= control_out(14);
    IL <= control_out(15);
    MC <= control_out(16);
    MS <= control_out(19 downto 17);
    NA <= control_out(27 downto 20);
    end process;
end Behavioral;
```

CS2022 Control Word for Datapath

► The Datapath should have the following functionality:

TD Select	TA Select	TB Select	MB Select	Code	FS		MD	RW	MM	MW	
					Function	Code	Select	ect Function	Select	Function	Code
R[DR]	R[SA]	R[SB]	Register	0	F = A	00000	FnUt	No write (NW)	Address	No write (NW)	0
R8	R 8	R8	Constant	1	$F = A + 1$ $F = A + B$ $F = A + B + 1$ $F = A + B + 1$ $F = A + B + 1$ $F = A - 1$ $F = A$ $F = A \wedge B$ $F = A \vee B$ $F = A \oplus B$ $F = B$	00001 00010 00011 00100 00101 00110 00111 01000 01100 01110 10000 10100 11000	Data In	Write (WR)	PC	Write (WR)	1

VHDL top-level models ▶ The Modified register-file ► The Functional Unit ▶ The two memories must be implemented as VHDL top-level models and symbols must be created for these components. A schematic should then interconnect these symbols.

