

CS2022 Multiple-Cycle Design


- ▶ The Multiple-Cycle Implementation demonstrates the use of a single memory for:

- ▶ Data

- ▶ Instruction

- ▶ This design is also used to show the implementation of more complex instructions

CS2022 Memory M Address




► The following address sources are used to fetch:

► Instructions -> PC Program Counter Register (16bit)


► Data -> Bus A (16bit)

► MUX M selects between the two address sources through the MM control signal

CS2022 PC - Bus A - MM




CS2022 Temp Register




- ▶ Instructions are executed over multiple clock cycles
- ▶ This requires an additional register
 - ▶ R8 for temporary storage
- ▶ This register should be selected through an additional bit control signals:
 - ▶ TD, TA, TB
- ▶ These control signal are to the left of:
 - ▶ SA, SB, DR (from IR register)

CS2022

TD || DR - TA || SA - TB || SB




CS2022 IR Instruction Register



- ▶ Instructions must be held in an register during the execution of multiple micro-ops
- ▶ The **IR** is only loaded if an instruction is fetched from memory **M**
 - ▶ The **IR** has an load enable control signal **IL**
 - ▶ This signal is part of the control word

CS2022 PC Program Counter Register



- ▶ The PC only increments if an instruction is fetched from memory M
- ▶ The control word has two bits that determine the PC modifications:
 - ▶ PI - increment enable signal


▶ $PC \leftarrow PC + 1$

▶ PL – PC load signal

▶ $PC \leftarrow PC + se\ AD$


CS2022

IR - IL - PC - PI - PL




CS2022 Next Address Logic

- ▶ The **CAR** Control Address Register selects the control word in the 256x 28 control memory
- ▶ The next logic (**MUX S**) determines whether **CAR** is incremented on loaded.
 - ▶ Controlled with **MS**
- ▶ The source of the loaded address is determined by **MUX C**
 - ▶ Selected by **MC**




- ▶ The sources for the multiplexer can be:
 - ▶ Contents of the 8 bit **NA** Next Address field
 - ▶ 7 bit from the opcode field in the **IR**
- ▶ An opcode loaded into the **CAR** points to:
 - ▶ Microprogram in Control Memory
 - ▶ This program implements the instruction through the execution of micro operations
- ▶ MUX S determines whether the **CAR** is:
 - ▶ Incremented
 - ▶ Loaded

CS2022 Sequencer Control Fields




Action	Symbolic Notation	Code	Select	Symbolic Notation	Action	Symbolic Notation	Action	Symbolic Notation	Action	Symbolic Notation	Code
Increment <i>CAR</i>	CNT	000	NA	NXA	No load	NLI	No load	NLP	No load	NLP	0
Load <i>CAR</i>	NXT	001	Opcode	OPC	Load instr.	LDI	Increment PC	INP	Load PC	LDP	1
If <i>C</i> = 1, load <i>CAR</i> ; else increment <i>CAR</i>	BC	010									
If <i>V</i> = 1, load <i>CAR</i> ; else increment <i>CAR</i>	BV	011									
If <i>Z</i> = 1, load <i>CAR</i> ; else increment <i>CAR</i>	BZ	100									
If <i>N</i> = 1, load <i>CAR</i> ; else increment <i>CAR</i>	BN	101									
If <i>C</i> = 0, load <i>CAR</i> ; else increment <i>CAR</i>	BNC	110									
If <i>Z</i> = 0, load <i>CAR</i> ; else increment <i>CAR</i>	BNZ	111									



CS2022

NA - MS - MC



CS2022

Microprogram ASM

