


## CS2022

#### N-bit Ripple-Carry-Adder (RCA)

n Full Adders

An n-bit ripple-carry-adder is constructed from n







<u>Din</u> Ci


TALL

Cout

CS2022, 5th Lecture, Dr. M. Manzke, Page: 2








#### CS2022


### Carry Lookahead

**Boolean Expression** 

```
C_{i+1} = g_i + p_i C_i
C_1 = x_0 y_0 + C_0 (x_0 + y_0)
     = g_0 + C_0 p_0
C_2 = X_1 Y_1 + C_1 (X_1 + Y_1)
     = x_1y_1 + [x_0y_0 + C_0(x_0 + y_0)](x_1 + y_1)
     = g_1 + p_1g_0 + p_0p_1C_0
    = g_2 + p_2g_1 + p_1p_2g_0 + p_0p_1p_2C_0
C_4 = g_3 + p_3g_2 + p_2p_3g_1 + p_1p_2p_3g_0 + p_0p_1p_2p_3C_0
```

# CS2022 4-bit Carry Lookahead Adder





## CS2022 Carry Lookahead Adder


$$C_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + ... + p_i p_{i-1} ... p_0 C_0$$


- This requires just two gate delays:
  - One to generate g and p
  - Another to AND them
- Again we can use wired OR
- But, it requires AND gates with a fan in of n
- In practice we can only efficiently build single gates with
- a limited fan-in
- we build the lookahead circuit as a multi-level circuit


### CS2022 Groups of Input Bits

- For example, let fan-in = 4 and define:
  - G' A carry out is generated in the ith group of four input bits
  - Pi' A carry out is propagated by the ith group of four input bits

$$G_{0}' = g_{3} + p_{3}g_{2} + p_{2}p_{3}g_{1} + p_{1}p_{2}p_{3}g_{0}$$
 $P_{0}' = p_{0}p_{1}p_{2}p_{3}$ 
 $C_{4} = G_{0}' + C_{0}P_{0}'$ 
 $C_{8} = G_{1}' + P_{1}'G_{0}' + P_{0}'P_{1}'C_{0}$ 
 $C_{12} = G_{2}' + P_{2}'G_{1}' + P_{1}'P_{2}'G_{0}' + P_{0}'P_{1}'P_{2}'C_{0}$ 







#### CS2022 64-bit Adder Propagation Delay

We can implement a 64-bit adder using AND-or logic
 with a fan-in = 4 and a maximum propergation delay of:

$$t_{pmax}$$
 = 3(G<sub>1</sub>') + 2(G<sub>1</sub>'') + 2(C<sub>48</sub>) + 2(C<sub>60</sub>) + 3(S<sub>63</sub>)  
= 12 gate delays

- Compare this with RCA using AND-wiredOR which requires 64 gate delays.
- If we add a third layer (G", P") we can construct a
   4x64 = 256 bit adder with maximum delay:

$$t_{pmax}$$
 = 3 + 2 + 2 + 2 + 2 + 2 + 3  
= 16 gate delays