


CS2022 One Flip-Flop per State

- Alternative Design
 - ► A flip-flop is assigned to each state
 - ► Only one flip-flop may be true
 - ► Each flip-flop represents a state
- ► The next four slides give:
 - ► Symbol substitution rules that:
 - ▶ Change an ASM chart into:
 - ► A sequential circuit with one flip-flop per state.






CS2022 Junction Box Transformation -> OR gate





CS2022 Sequencing Part of ASM Chart




CS2022 Conditional Output Box Transformation

- Control output is generated by:
 - Attaching Control line in the right location
 - ► Adding output logic
- The Original ASM is used for the control






CS2022, 12th Lecture, Dr. M. Manzke, Page: 6



52022 Binary Multiplier Diagram Multiplicand 1 Counter P Register B log₂n Zero detect Cout Parallel adder G (Go) Multiplier Control unit Shift register A Shift register Q Product Control signals OUT CS2022, 12th Lecture, Dr. M. Manzke, Page: 8




CS2022 Control Signals for Binary Multiplier

Block Diagram Module	Microoperation	Control Signal Name	Control Expression
Register A:	$A \leftarrow 0$ $A \leftarrow A + B$ $C \ A\ Q \leftarrow \text{sr } C \ A\ Q$	Initialize Load Shift_dec	$IDLE \cdot G$ $MUL0 \cdot Q_0$ $MUL1$
Register B:	$B \leftarrow IN$	Load_B	LOADB
Flip-Flop <i>C</i> :	$C \leftarrow 0$ $C \leftarrow C_{\text{out}}$	Clear_C Load	$IDLE \cdot G + MUL1$
Register Q:	$Q \leftarrow IN$ $C A Q \leftarrow \text{sr } C A Q$	Load_Q Shift_dec	LOADQ —
Counter P:	$P \leftarrow n-1 \\ P \leftarrow P-1$	Initialize Shift_dec	_


CS2022, 12th Lecture, Dr. M. Manzke, Page: 10

CS2022Binary Multiplier Control Unit One Flip-Flop per State



Binary Multiplier (VHDL) architecture architecture behavior_4 of binary_multiplier is type state_type is (IDLE, MUL0, MUL1); signal state, next_state : state_type; signal A, B, Q: std_logic_vector(3 downto 0); signal P: std_logic_vector(1 downto 0); signal C, Z: std_logic; begin $Z \le P(1) NOR P(0);$ MULT_OUT <= A & Q;

CS2022, 12th Lecture, Dr. M. Manzke, Page: 13



next_state_func: process (G, Z, state)

```
next_state_func: process (G, Z, state)
begin
          case state is
                    when IDLE =>
                               if G = '1' then
                                         next state <= MUL0;
                               else
                                         next state <= IDLE;</pre>
                               end if:
                    when MUL0 =>
                               next_state <= MUL1;</pre>
                    when MUL1 =>
                               if Z = '1' then
                                         next state <= IDLE;
                               else
                                         next state <= MUL0;
                               end if:
          end case;
end process;
```

```
datapath_func: process (CLK) Part 1
datapath_func: process (CLK)
variable CA: std_logic_vector(4 downto 0);
begin
         if (CLK'event and CLK = '1') then
                   if LOADB = '1' then
                            B <= MULT IN;
                   end if:
                   if LOADQ = '1' then
                            Q <= MULT_IN;
                   end if;
```

datapath_func: process (CLK) Part 2

```
case state is
                                    when IDLE =>
                                                 if G = '1' then
                                                             C <= '0':
                                                             A <= "0000";
                                                             P <= "11":
                                                 end if:
                                    when MUL0 =>
                                                 if Q(0) = '1' then
                                                             CA := ('0' \& A) + ('0' \& B);
                                                 else
                                                             CA := C \& A;
                                                 end if:
                                                 C \le CA(4);
                                                 A \leq CA(3 downto 0);
                                    when MUL1 =>
                                                 C <= '0':
                                                 A \le C \& A(3 downto 1);
                                                 Q \le A(0) \& Q(3 \text{ downto } 1);
                                                 P <= P - "01":
                        end case;
                        end if:
            end process;
end behavior 4;
                                                         CS2022, 12th Lecture, Dr. M. Manzke, Page: 17
```