

# CS2022 Basic Computer Architecture

► Computers consist of:

► Datapath

► Control unit

► It is designed to implement a particular instruction set.

► The individual instructions are the engineering equivalent of the mathematician's

►  $z = f(x, y)$



# CS2022 Opcode – Destination - Operands

## ▶ OPCODE

▶ Selects the function


## ▶ DESTINATION

▶ Is nearly always a datapath register


## ▶ OPERANDS

▶ Usually come from datapath register

# CS2022 Instruction Format Examples



(a) Register



(b) Immediate



(c) Jump and Branch

# CS2022 Instruction Formats

- ▶ Where DR, SA  $\wedge$  SB point to processor registers in the datapath
- ▶ But Operand is itself an immediate operand



# CS2022 Data and Instructions in Memory

Decimal address	Memory contents	Decimal opcode	Other specified fields	Operation
25	0000101 001 010 011	5 (Subtract)	DR:1, SA:2 SB:3	$R1 \leftarrow R2 - R3$
35	0100000 000 100 101	32 (Store)	SA:4 SB:5	$M[R4] \leftarrow R5$
45	1000010 010 111 011	66 (Add Immediate)	DR:2 SA:7 OP:3	$R2 \leftarrow R7 + 3$
55	1100011 101 110 100	96 (Branch on zero)	AD: 44 SA:6	If $R6 = 0$ , $PC \leftarrow PC - 20$
70	0000000 011 000 000	Data = 192. After execution of instruction in 35, Data = 80.		

# CS2022 User View of Storage

Register  
File  
 $8 \times 16$

Program Counter (PC)


Instruction  
Memory  
 $2^{15} \times 16$

Data  
Memory  
 $2^{15} \times 16$

# CS2022 A Single-cycle Hardwired Control Unit

- ▶ We briefly consider a system with the simplest possible control unit.
- ▶ The control unit:
  - ▶ Maps each OPCODE to a single datapath operation.
  - ▶ Instructions are fetched from an instruction memory
  - ▶ This is what all present systems with separate instruction and data code do.

# CS2022 Single-Cycle Computer





# CS2022 Memory Module [entity]

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_ARITH.ALL;  
entity memory is -- use unsigned for memory address  
    Port ( address : in unsigned std_logic_vector(31 downto 0);  
          write_data : in std_logic_vector(31 downto 0);  
          MemWrite, MemRead : in std_logic;  
          read_data : out std_logic_vector(31 downto 0));  
end memory;
```

# CS2022 Memory Module [architecture]

```
architecture Behavioral of memory is
type mem_array is array(0 to 7) of std_logic_vector(31 downto 0);
-- define type, for memory arrays
begin
mem_process: process (address, write_data)
-- initialize data memory, X denotes hexadecimal number
variable data_mem : mem_array := (
X"00000000", X"00000000", X"00000000", X"00000000",
X"00000000", X"00000000", X"00000000", X"00000000");
variable addr: integer
begin -- the following type conversion function is in std_logic_arith
addr:=conv_integer(address(2 downto 0));
if MemWrite ='1' then
data_mem(addr):= write_data;
elsif MemRead='1' then
read_data <= data_mem(addr) after 10 ns;
end if;
end process;
end Behavioral;
```

# CS2022 Branch

► Instruction Bit13=1

► Jump occurs

► Instruction Bit13=0

► Conditional Branch occurs

► Bit11, Bit10 and Bit9

► Select the status bit

BC

Status Bit

000

C

001

N

010

V

011

Z

100

C

101

N

110

V

111

Z

# CS2022 Jump and Branch

▶ PL=1

▶ Jump or Branch, loading the PC

▶ PL=0

▶ PC is incremented

▶  $PL=1 \wedge JB=0$

▶ Jump

▶  $PL=1 \wedge JB=1$

▶ Conditional branch




# CS2022 Truth Table BIT15 – BIT13

▶ The following operations classification helps with the implementation of the instruction decoder

Instruction Function Type	Instruction Bits			Control Word Bits					
	Bit 15	Bit 14	Bit 13	MB	MD	RW	MW	PL	JB
ALU function using registers	0	0	0	0	0	1	0	0	X
Shifter function using registers	0	0	1	0	0	1	0	0	X
Memory write using register data	0	1	0	0	X	0	1	0	X
Memory read using register data	0	1	1	0	1	1	0	0	X
ALU operation using a constant	1	0	0	1	0	1	0	0	X
Shifter function using a constant	1	0	1	1	0	1	0	0	X
Conditional Branch	1	1	0	X	X	0	0	1	0
Unconditional Jump	1	1	1	X	X	0	0	1	1

# CS2022 Instruction Decoder



CS2022

# Single-Cycle Computer Instruction Example

Operation code	Symbolic name	Format	Description	Function	MB	MD	RW	MW	PL	JB
1000010	ADI	Immediate	Add immediate operand	$R[DR] \leftarrow R[SA] + zf\ I(2:0)$	1	0	1	0	0	0
0110000	LD	Register	Load memory content into register	$R[DR] \leftarrow M[R[SA]]$	0	1	1	0	0	1
0100000	ST	Register	Store register content in memory	$M[R[SA]] \leftarrow R[SB]$	0	1	0	1	0	0
0011000	SL	Register	Shift left	$R[DR] \leftarrow slR[SB]$	0	0	1	0	0	1
0001110	NOT	Register	Complement register	$R[DR] \leftarrow \overline{R[SA]}$	0	0	1	0	0	0
1100000	BRZ	Jump/Branch	If $R[SA] = 0$ , branch to $PC + se\ AD$	If $R[SA] = 0, PC \leftarrow PC + seAD$ , If $R[SA] \neq 0, PC \leftarrow PC + 1$	1	0	0	0	1	0


# CS2022 Single-cycle Problem

- ▶ A single-cycle control unit cannot implement:
  - ▶ more complex addressing modes
  - ▶ Composite functions
    - ▶ E.g. Multiplication
- ▶ A single-cycle control unit has long worst case delay path.
- ▶ Slow clock.




# CS2022




## Worst Case Delay



# CS2022 Multiple-Cycle Microprogrammed Computer



# CS2022 Microinstruction Format



# CS2022 Control Word Information for Datapath

TD		TA		TB		MB		FS		MD		RW		MM		MW	
Select	Function	Select	Function	Select	Function	Select	Function	Select	Function	Select	Function	Select	Function	Select	Function	Select	Function
R[DR]	Register	R[SA]	0	R[SB]	Register	0	$F = A$	00000	FnUt	No write (NW)	Address	No write (NW)	0				
R8	Constant	R8	1	R8	Constant	1	$F = A + 1$	00001	Data In	Write (WR)	PC	Write (WR)	1				
							$F = A + B$	00010									
							$F = A + B + 1$	00011									
							$F = A + \overline{B}$	00100									
							$F = A + \overline{B} + 1$	00101									
							$F = A - 1$	00110									
							$F = A$	00111									
							$F = A \wedge B$	01000									
							$F = A \vee B$	01010									
							$F = A \oplus B$	01100									
							$F = \overline{A}$	01110									
							$F = B$	10000									
							$F = sr\ B$	10100									
							$F = sl\ B$	11000									