

CS2022

Shift-and-Add Multiplication ASM

- ▶ Note the concatenation notation
- ▶ From the ASM we can write out the RT description of the system in terms of:
 - ▶ System state
 - ▶ Input signals
- ▶ The table on the following slide allows us to deduce the design of each register:

CS2022 Control and Sequencing

- ▶ Two distinct aspects in control unit design
 - ▶ Control of micro-operations
 - ▶ Sequencing
- ▶ We separate the two aspects by providing:
 - ▶ A state table
 - ▶ Defines signals in terms of states and inputs
 - ▶ A simplified ASM chart
 - ▶ Represents only state transitions


CS2022 Register Transfers

- ▶ From the ASM we can write out the RT description of the system in terms of:
 - ▶ System state
 - ▶ Input signals
- ▶ By gathering together the RTs loading each register we may easily deduce the design of each register.

CS2022 Control Signals for Binary Multiplier

Block Diagram Module	Microoperation	Control Signal Name	Control Expression
Register A:	$A \leftarrow 0$ $A \leftarrow A + B$ $C A Q \leftarrow \text{sr } C A Q$	Initialize Load Shift_dec	$\text{IDLE} \cdot G$ $\text{MUL0} \cdot Q_0$ MUL1
Register B:	$B \leftarrow IN$	Load_B	LOADB
Flip-Flop C:	$C \leftarrow 0$ $C \leftarrow C_{\text{out}}$	Clear_C Load	$\text{IDLE} \cdot G + \text{MUL1}$ —
Register Q:	$Q \leftarrow IN$ $C A Q \leftarrow \text{sr } C A Q$	Load_Q Shift_dec	LOADQ —
Counter P:	$P \leftarrow n - 1$ $P \leftarrow P - 1$	Initialize Shift_dec	— —

CS2022 Sequencing Part of ASM Chart



CS2022 Sequence Register and Decoder

► This method uses:

► Sequence Register:

► That holds control states

► Register with n flop-flops has 2^n states

► Decoder

► Provides output signal for each state.

► An n -to- 2^n decoder has 2^n outputs

CS2022 State Table

► Derived from the Sequencing Part of ASM Chart

► $D_{M0} = \text{IDLE} \cdot G + \text{MUL1} \cdot \bar{Z}$

► $D_{M1} = \text{MUL0}$

Present state			Inputs		Next state		Decoder Outputs		
Name	M ₁	M ₀	G	Z	M ₁	M ₀	IDLE	MUL0	MUL1
IDLE	0	0	0	×	0	0	1	0	0
	0	0	1	×	0	1	1	0	0
MUL0	0	1	×	×	1	0	0	1	0
MUL1	1	0	×	0	0	1	0	0	1
	1	0	×	1	0	0	0	0	1
—	1	1	×	×	×	×	×	×	×

CS2022 Control Unit for Binary Multiplier

