


#### CS2022 Arithmetic Circuit


- The arithmetic circuit may implemented with the following components:
  - ▶ Parallel Adder
    - ▶ Build from a cascade of full-adder circuits
  - ► The data input to the parallel adder is manipulated in order to achieve a

number of arithmetic operations












generates Yi












# CS2022 Logic Circuit Implemented with a 4:1 MUX




One bit slice of the logic unit.

CS2022, 6th Lecture, Dr. M. Manzke, Page: 9







#### CS2022 Physical Implementation

- Physical schematic of an n-bit ALU assembled from a bit slices as shown on the previous slide.
- 1. Note the control signals, because they apply to the whole word, tend to cross the datapath.
- 2. This geometry results in very efficient VLSI chip implementation.


### CS2022 Carry-Lookahead Adder

With a carry-lookahead adder this gives us a fast combinational ALU with the following functionality:

10000000000000000000000000000000000000	Select so			E μερμε Output 50		
G T55ATO 2 24TT +0 24TT +0	$S_2$	S <sub>1</sub>	S <sub>0</sub>	GALLE EVEN OF IN	RL +17	GALL +V GALZ 2V10 4
11	0	0	0 #	A11 12 1 (0 SRM1 A12 13 1 (0 SRM1 A12 14 1 (0 SRM1	G = A	TRANSFER
151 1/07 55 102 161 1/06 51 602 151 1/05 51 602 151 1/05 52 1	0	0	0 🗿	A15 17 170 07ACK	G = A + 1	INCREMENT
1701 1 1701 1 1701 1 1701 1 1701 1 1701	0	0	1	ALI III I OLG	G = A + B	ADD 11 10 10 10 10 10 10 10 10 10 10 10 10
-	0	0	1	1	G = A + B + 1	ADD WITH C
	0	TALESSE +V	14.7456M <b>O</b>	0	G = A + B	A plus 1's C.B
	0	21RST 2CL 1013 2100 2RS 11 2101 20111	0	1	G = A + B + 1	SUBTRACT
	0	200 20 B	1	0	G = A - 1	DECREMENT
	0 +	1	1	1	G = A	TRANSFER
	1	0	0	Χ	$G = A \wedge B$	AND
CPU S É Í	1	0	5v 1 1	X	$G = A \vee B$	SV B OR CPU BEA
MC58008	1	1 PRICE AND 1 PRIC	0	X	$G = A \oplus B$	XOR AND
+ A6 PC0 + A7 PC1 + A2 PC2 + A8 IPL2/00 +	1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	C.25 1 2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	X	G = A	NOT A3 PCI

## CS2022 4-Bit SR/SL Shifter Unit

For speed of execution the shifter unit is always implemented as a combinational circuit based on a MUX:



CS2022, 6th Lecture, Dr. M. Manzke, Page: 15