

# CEG2136 LAB 3

## Group 21

Ryan Fleck - 8276723  
Xiuzhu Li - 8571645

November 6, 2017

# Contents

<b>1</b>	<b>Theoretical Implementation</b>	<b>1</b>
1.1	Lab Objectives . . . . .	1
1.2	Discussion of Requirements . . . . .	1
1.3	Proposed Algorithmic Solution . . . . .	1
<b>2</b>	<b>Design</b>	<b>1</b>
2.1	QUARTUS II Circuit Diagrams . . . . .	1
2.2	Implemented Solution . . . . .	8
2.3	Challenging Problems Encountered . . . . .	8
<b>3</b>	<b>Implementation</b>	<b>8</b>
3.1	Simulation Results . . . . .	9
<b>4</b>	<b>Design And Implementation Log</b>	<b>9</b>
<b>5</b>	<b>Discussion</b>	<b>9</b>
5.1	Errors Encountered . . . . .	9
5.2	Conclusions . . . . .	9

# List of Figures

1	One-Bit Logic and Shift Circuit . . . . .	1
2	Four-Bit Logic and Shift Circuit . . . . .	2
3	Four-Bit Register . . . . .	3
4	Second Iteration of the Four-Bit Register . . . . .	4
5	One-Bit Arithmetic Circuit "ABXIO" . . . . .	4
6	Four-Bit Arithmetic Circuit . . . . .	5
7	Second Iteration of the Four-Bit Arithmetic Circuit . . . . .	6
8	Full Adder . . . . .	6
9	Status Indicator Circuit . . . . .	7
10	ALU . . . . .	7
11	Successful Compilation . . . . .	8
12	Complete Waveform File and Failed Waveform Generation . . . . .	9

# 1 Theoretical Implementation

## 1.1 Lab Objectives

The general objectives for this lab are as follows:

- Students will design an ALU.
- The designed ALU will be implemented in *Altera Quartus II*.
- The ALU will be tested using simulated waveforms.
- The ALU's operations will be verified on an *Altera DE2-115 FPGA*.

## 1.2 Discussion of Requirements

## 1.3 Proposed Algorithmic Solution

# 2 Design

## 2.1 QUARTUS II Circuit Diagrams




Figure 1: One-Bit Logic and Shift Circuit




Figure 2: Four-Bit Logic and Shift Circuit




Figure 3: Four-Bit Register




Figure 4: Second Iteration of the Four-Bit Register




Figure 5: One-Bit Arithmetic Circuit "ABXIO"




Figure 6: Four-Bit Arithmetic Circuit




Figure 7: Second Iteration of the Four-Bit Arithmetic Circuit




Figure 8: Full Adder





## 2.2 Implemented Solution




Figure 11: Successful Compilation

## 2.3 Challenging Problems Encountered

# 3 Implementation

As seen in Figure 10, our fully implemented ALU, we were able to successfully design and connect all of the lower-level circuits to create a functional final product.

### 3.1 Simulation Results




Figure 12: Complete Waveform File and Failed Waveform Generation

## 4 Design And Implementation Log

1. When performing the prelab...

## 5 Discussion

### 5.1 Errors Encountered

### 5.2 Conclusions