# ECE 455 — Module 2 Worst-case Execution Time

Spring 2023

Murray Dunne – mdunne@uwaterloo.ca

## Slides Acknowledgement

Some material in these slides is based on slides from:

- Prof. Sebastian Fischmeister
- Prof. Carlos Moreno

Other material used with citations

#### Motivation

- A real-time system has to interact with the world in real time
  - How long something takes has physical consequences
- Need to know best-case and worst-case execution times
  - In practice: best-case is usually pointless
    - Useful for calculating jitter in network scenarios

## Disaster of the Day – Radio Bricked Mazdas (2022)



#### Formal definition

The Worst-case Execution Time T of some code P with input x in environment w is

$$T = \max_{x,w} f_{P(x,w)}$$

where

$$f_{P(x,w)}$$

is the duration of *P* run on *x* in *w* as measured in physical units of time.

The Best-case Execution Time B of some code P with input x in environment w is

$$B = \min_{x,w} f_{P(x,w)}$$

#### Practical definition

 An estimate T' of the Worst-case Execution Time of some code P with input x in environment w is


$$\forall x, w : f_{P(x,w)} \leq T'$$

An estimate B' of the Best-case Execution Time of some code
 P with input x in environment w is

$$\forall x, w : f_{P(x,w)} \geq B'$$

• Necessarily we have  $T \leq T'$  and  $B \geq B'$ 

## Practicalities of Measuring WCET




#### Path-based WCET Estimation

- Based on the longest possible path through the code
- Enumerate/explore the path space of the code
  - Analyze Control Flow Graph

## Control Flow Graphs

- A graph G = (V, E) where
  - *V* comprises the **basic blocks** of the program
  - E indicates the flow of control between those basic blocks

```
if (a) {
    if (b) {
        c;
    }
    d;
} else {
    e;
}
```



## Control Flow Graphs

- Obtained from source code
- Or from machine code through:
  - Static Analysis
    - Look at the static machine code generated by the compiler
    - Weaknesses?
  - Dynamic Analysis
    - Record branch instructions and how they connect blocks at runtime
    - Weaknesses?

## **Loop Bounds**

- How many iterations will a loop take to terminate?
  - Real-time systems must have terminating loops
    - Cannot make execution guarantees without them
  - Static analysis cannot find all possible loop bounds for Turing machines
    - Halting problem
  - Requires very simple loops
    - Or explicit developer annotation

```
for ( int i=0; i<=10; i++ ) {
   a++
}</pre>
```

```
void myfun (int x) {
  int i=0;
  while ((i*1.5) < (x+i))
    i=i+2;
}</pre>
```

## Path Space

- The space of all execution paths in a program
  - Grows exponentially with conditionals in the program

```
#define MAXSIZE 100
int Array[MAXSIZE][MAXSIZE];
int Ptotal, Pcnt, Ntotal, Ncnt;
void count() {
  int Outer, Inner;
  for (Outer = 0; Outer < MAXSIZE; Outer++) {</pre>
    for (Inner = 0; Inner < MAXSIZE; Inner++) {</pre>
      if (Array[Outer][Inner] >= 0) {
        Ptotal += Array[Outer][Inner];
        Pcnt++;
      } else {
        Ntotal += Array[Inner][Outer];
        Ncnt++;
} } }
```

## Path Feasibility

- Not all paths can actually be taken
  - We only care about Feasible Paths
    - Reduces number of paths to consider
    - Can be reduced to the satisfiability problem
      - NP-complete
      - Very good tooling support for reasonable cases!

Path-based WCET estimation finds the longest feasible path

## Feasible Paths Example

```
#define PPRZ MODE AUTO2 2
#define PPRZ MODE HOME 3
#define VERTICAL MODE AUTO ALT 3
#define CLIMB MAX 1.0
void altitude control task(void) {
  if (pprz mode == PPRZ MODE AUTO2 || pprz_mode == PPRZ_MODE_HOME) {
    if (vertical mode == VERTICAL MODE AUTO ALT) {
      float err = estimator z - desired altitude;
     desired climb = pre climb + altitude pgain * err;
      if (desired climb < -CLIMB MAX) {
       desired climb = -CLIMB MAX;
      if (desired climb > CLIMB MAX) {
       desired climb = CLIMB MAX;
```

## Disaster of the Day – Airbus A350 (2017)



#### Path-based WCET Estimation Demo

• (maybe, time permitting)

# Disaster of the Day – Spirit (2004)



#### **Environmental Effects**

- Memory hierarchy
  - What if stuff is in a cache? Which cache?
    - Assume all accesses are cache misses
    - Accurately predicting caching behavior is very hard
- Architecture effects
  - Pipelining
    - Details of stalls in your processor's manual
  - Bus contention
    - Bus implementation details in your processor's manual

#### **Environmental Effects Continued**

- Interrupts
  - Interrupt overhead time
  - Maskability
    - Which interrupts can fire in the context of the code you're running?
  - Sum of interference time
    - Minimum interarrival time of interrupt i is a<sub>i</sub>
    - WCET of interrupt i's code (including overhead)  $t_i$
    - WCET estimate of code you're considering before counting interrupts C'
    - Add in interrupt time to get updated estimate T'

$$T' = C' + \sum_{i} t_{i} \left[ \frac{C'}{a_{i}} \right]$$

#### **Environmental Effects Continued 2**

- Wait, there's a problem!
  - Adding interrupts to the time adds total time
    - Which means more possible interrupts in that time!
    - This problem is recursive
- Replace C' in sum with  $T'_{n-1}$ 
  - Minimum interarrival time of interrupt i is  $a_i$
  - WCET of interrupt i's code (including overhead)  $t_i$
  - WCET estimate of code you're considering before counting interrupts C'
  - Last recursion value is  $T'_{n-1}$  with initial estimate  $T'_0 = C'$
  - Add in interrupt time to get updated estimate  $T'_n$

$$T'_n = C' + \sum_i t_i \left[ \frac{T'_{n-1}}{a_i} \right]$$

- Stop when  $T'_n = T'_{n-1}$
- Start at highest priority interrupt
  - Then repeat for lower priority, then lower still, until finally non-interrupt code

## Implicit Path Enumeration (IPET)


- Formulate path-based WCET estimation as Integer Linear Program (ILP)
  - Assume unique source and destination node
  - Variables x<sub>i</sub> indicate execution count of block i
  - $x_1 = 1$  and  $x_n = 1$ 
    - Source and destination only run once
  - $x_i = \sum_{j \in P_i} \chi_{ji} = \sum_{j \in S_i} \chi_{ij}$ 
    - $P_i$  are the predecessor basic blocks of  $x_i$
    - $S_i$  are the successor basic blocks of  $x_i$
  - Solve

$$\max_{x_i, 1 \le i \le n} \sum_{i=1}^{n} w_i x_i$$


• Don't forget about environment  $w_i$ 

## IPET WCET Example

```
for (int i=0; i<100; i++) {
  if (B)
    C;
  else
   D;
  if (E)
    F;
  else
    G;
  H;
```



## IPET WCET Example



$$t_{A} = 3 \qquad X_{startA} = X_{start}$$

$$t_{B} = 5 \qquad X_{A} = X_{startA} + X_{HA} = X_{Aend} + X_{AB}$$

$$t_{C} = 7 \qquad X_{B} = X_{AB} = X_{BC} + X_{BD}$$

$$t_{D} = 4 \qquad X_{C} = X_{BC} = X_{CE}$$

$$t_{E} = 6 \qquad X_{D} = X_{BD} = X_{DE}$$

$$\vdots$$

$$t_{G} = 5 \qquad \vdots$$

$$t_{H} = 2 \qquad X_{A} \le 101$$

$$X_{start} = 1$$

 $X_{end} = 1$ 

 $T' = \max(x_A t_A + x_B t_B + ... + x_H t_H) = 3103$ 

## Disaster of the Day – Lauda Flight 004 (1989)




## Disaster of the Day – Lauda Flight 004 (1989)




#### Structure-based WCET Estimation


- Composite basic blocks structures
- Build up WCET estimate with composite of composites


```
for (int i=0; i<100; i++) {
  if (B)
    C;
  else
    D;
  if (E)
    F;
  else
    G;
  H;
```





```
for (int i=0; i<100; i++) {
  if (B)
    C;
  else
    D;
  if (E)
    F;
  else
    G;
  H;
```












Ε

6

G

5

8



#### Structure-based WCET Structures

- Sequence seq
  - Just add them
- If statement if
  - Take the condition plus the longer branch
- Loop loop
  - Initializer + condition + count \* (condition + increment + body)
    - Condition runs one extra time
- No formal specification of structures
  - They should be obvious
  - If they're not obvious, don't use them in your code

## Compiler Interference

- Optimizations will affect the generated code
  - Actually check what the compiler did
- Loop unrolling
  - May remove loop counter and replace with fixed values
  - May group iterations into batches
- Enable and disable optimizations individually
  - Instead of just –O2

#### **Measurement-based** WCET Verification

- Don't use measurement to calculate WCET!
  - Use it to double-check your calculated WCET
- Methods
  - CPU Clock
    - · Checking takes time
    - Drift
  - Processor cycle counter
    - Checking takes time
    - Drift
    - Easier to compare to WCET
  - GPIO + Logic analyzer
    - I/O Latency

## Disaster of the Day – Lufthansa Flight 2904 (1993)



#### Pipeline WCET Example


• Let's do an example, first we find the paths

```
LOAD R1, @a ; R1 <-- contents of "a"
     LOAD R2, @b ; R2 <-- contents of "b"
     TEST R1, R2; compare R1 and R2, set condition code
    JNE @L1 ; goto L1 if not equal
    ADD R1, R2 ; R1 <-- R1 + R2
5
6
     TEST R1, R2 ; compare R1 and R2 , set condition code
                    ; goto L2 if R1 >= R2
     JGE @L2
8
     JMP @END ; goto END
9
     @L1 ADD R1, R2 ; R1 <-- R1 + R2
10
    JMP @END ; goto END
   @L2 ADD R1, R2 ; R1 <-- R1 + R2
11
12
    @END SUB R2, R3 ; R2 <-- R2 - R3
```


#### Pipeline WCET Example Cont.

- Let's assume a naïve 6µs/instruction
- We have 3 paths:
  - Path 1: 7 instructions, 42µs
  - Path 2: 9 instructions, 54µs
  - Path 3: 9 instructions, 54µs
- Now what about a pipeline?
  - Let's say it was a 3-stage pipeline with 2µs/cycle


# Pipeline WCET Example- Path 1



## Pipeline WCET Example- Path 2



# Pipeline WCET Example- Path 3



# Pipeline WCET Example Cont. 2

- They were all 26µs!
  - This is just a coincidence
- This is very simplified!
  - No loops
  - Very simple pipeline
  - No caching
  - No interrupts

# Throughput WCET Examples

Throughput examples from:

Lewis, Daniel Wesley. Fundamentals of Embedded Software: Where C and Assembly Meet with CDROM. Prentice Hall PTR, 2002. Chapter 6.

(with some small changes)

```
#define SERIAL DATA PORT 0x2F8
#define SERIAL STATUS PORT 0x2FD
/* Bits in the status port ... */
#define TX READY (1 << 5) /* bit 5: 1= Transmitter holding register empty */
#define RX READY (1 << 0) /* bit 0: 1= Input data ready ( available ) */
BYTE8 Serial Input (void) {
      /* do nothing ( wait for data to arrive ) */
      while (( inportb ( SERIAL STATUS PORT ) & RX READY ) == 0);
             return inportb ( SERIAL DATA PORT );
void Serial Output ( BYTE8 ch) {
      /* do nothing ( wait for device to finish transmitting ) */
      while (( inportb ( SERIAL STATUS PORT ) & TX READY ) == 0)
      outportb ( SERIAL DATA PORT , ch );
```

Here are those same functions in assembly:

MOV DX, 02FDh

SI1: IN AL, DX

TEST AL, 0000001B

JZ SI1

MOV DX, 02F8h

IN AL, DX

MOVZX EAX, AL

RET

MOV DX, 02FDh

S01: IN AL, DX

TEST AL, 00100000B

JZ S01

MOV AL, [ESP+4]

MOV DX, 02F8h

OUT DX, AL

RET


- Memory delays for I/O likely the limiting factor
  - Let's look closer

Assumptions: x86, 1 byte/instruction, 4 bytes per memory read, 60ns per memory access, 40MHz PCI bus for IO

	т с
Opcode Imm. Bytes	Transfers
MOV DX, 02FDh 1 2	
SI1: IN AL, DX	1
TEST AL, 0000001B 1 1	
JZ SI1 1 1	
MOV DX, 02F8h 1 2	
IN AL, DX	1
MOVZX EAX, AL 1	
RET 1 4	
8 6 4	2

- 18 bytes accessed from memory (8+6 instruction, 4 stack)
  - $\left[\frac{18}{4}\right]$  = 5 memory accesses
- 5 x 60ns = 0.3µs for code/stack accesses
- 40MHz PCI for I/O gives 0.025µs per I/O read
  - 2x I/O reads give 0.05µs for the function
- $0.3\mu s + 0.05\mu s = 0.35\mu s$  per byte read
  - 2,857,142.86 B/s = **2.72 MB/s** throughput
- A common fast baud rate for serial devices is 115200 baud
  - That's 115200 bits/s = 14.06 kB/s = 0.01 MB/s < 2.72 MB/s
  - Our throughput is sufficient, but latency is unknown
    - When do we call this code?

# Interrupt Handling (x86 Example)




What is before the software Interrupt Service Routine (ISR)?

Step	Action	Bytes Transferred
1	Push EFlags register.	4 (stack write)
2	Disable interrupts.	n/a
3	Push return segment.	4 (stack write)
4	Push return offset.	4 (stack write)
5	Identify interrupt.	1 (I/O read)
6	Load CS and EIP	8  (IDT read) + 8  (GDT read)

- EIP = Program Counter
- EFLAGS = Program Status Register
- IDT = Interrupt Descriptor Table
- CS = Code Segment Register
- GDT = Global Descriptor Table

- 28 bytes total accessed from memory (12 stack, 8 IDT, 8 GDT)
  - $\left[\frac{28}{4}\right]$  = 7 memory accesses
- 7 x 60ns = 0.42µs for stack/IDT/GDT accesses
- There's 1 I/O transfer for the interrupt type code, 0.025µs
- Total 0.445µs interrupt delay??
- WAIT! Interrupts can only happen on instruction boundaries!
- The longest instruction (in this x86 processor) is PUSHA at 9 memory cycles = 0.54µs
- So worst-case interrupt delay is 0.985µs

Disaster of the Day – Hitomi Satellite (2016)



Okay now lets look at the interrupt code itself:

			Instr.	Data	Stack	I/O
_Serial_I	nput_ISR:		Bytes	Bytes	Bytes	Transfers
STI		;Enable higher prior. Ints.	1			
PUSH	EAX	;Prepare	1		4	
PUSH	EDX	; of EAX and EDX.	1		4	
MOV	DX, 02FDH	;Retrieve the data and	3			
IN	AL, DX	; clear the request.	1			1
; Latency ends here (I/O port has been read)						
MOV	[_serial_data], AL	;Save the data away.	5	1		
MOV	AL,00100000b	;Send EOI command to the	2			
OUT	20h, AL	; Prog. Interrupt Ctlr.	2			1
POP	EDX	;Restore original contents	1		4	
POP	EAX	; of the registers.	1		4	
IRET		;Restore CS, EIP and Eflags.	1	_	12+8(GDT)	_
			19	1	36	2

- 15 bytes total memory accesses before read (7 instrs, 8 stack)
  - $\left[\frac{15}{4}\right]$  = 4 memory accesses
- 4 x 60ns = 0.24µs for instr/stack accesses
- There's 1 I/O transfer for the interrupt type code, 0.025µs
- Total 0.  $985\mu s + 0.24\mu s + 0.025\mu s = 1.25\mu s$  latency
- Total across the whole interrupt: 56 memory, 2 I/O
- $14 \times 60 \text{ns} + 2 \times 0.025 \mu \text{s} = 0.89 \mu \text{s}$
- $0.985\mu s + 0.89\mu s = 1.875\mu s$  per byte read
  - 533,333.33 B/s = 0.509 MB/s throughput
- A 115200baud serial device is 0.01 MB/s < 0.509 MB/s, still good!</li>

#### Throughput WCET Example - DMA

- The DMA controller is an on-chip peripheral that can perform memory and I/O transfers asynchronously
  - No need for interrupts or polling
  - Can run at full bus speed
    - Minus anything else you might be using the bus for
    - At 60ns per 4-byte memory access that's 63.58MB/s

# Throughput WCET Example - Conclusions

Method	Latency	Throughput
Polling	unknown	2.72MB/s
Interrupts	1.25µs	0.509MB/s
DMA	0.06µs (or config time)	63.58MB/s

#### Takeaways:

- The DMA is really good, use it!
- Interrupts are your go-to when latency matters
  - They're just more convenient than polling
    - But you really should be using the DMA for anything large
- Polling has faster throughput than interrupts
  - But latency is hard to calculate and depends on other code
  - Use when data arrival is predictable
    - But you really should be using the DMA for large predictable transfers