ECE 351- Spring 2021 Homework #2

Submit your deliverables to your Homework #2 dropbox by 10:00 PM on Monday, 10-May-2021. We will only grade the submission with the latest date stamp. NO LATE ASSIGNMENTS WILL BE ACCEPTED AFTER NOON ON TUESDAY, 18-MAY-2021 BECAUSE I'D LIKE TO REVIEW THE SOLUTION IN CLASS.

Source code should be structured and commented with meaningful variables. Include a header at the top of each file listing the author and a description. You may use the following template:

```
// <filename>.sv - <one line description>
//
// Author: <your name> (<your email address>)
// Date: <date you created the code>
// Description:
// -----
// <text description of what function the module performs>
Files to submit:
   hw2 prob1.sv (your model for problem 1)
   o tb hw2 prob1.sv (your testbench for problem 1)
   o results hw2 prob1.txt (your transcript from a successful simulation of problem 1)
   hw2_prob2.sv (your model for problem 2)
   o tb_hw2_prob2.sv (your testbench for problem 2)
   o results hw2 prob2.txt (your transcript from a successful simulation of problem 2)
   o hw2 prob3 alu.sv (your model for the ALU)
   o hw prob3 dut.sv (your top level model including the ALU and register file)
   o results_hw2_prob3.txt (your transcript from a successful simulation of problem 3)
```


Note: the name of the file should match the name of the module. The file should have a .sv extension for a SystemVerilog source code file or package.

Create a single .zip or .rar file containing your source code files and transcripts showing that your implementations simulates correctly. Name the file <yourname>_hw2.zip (ex: rkravitz_hw2.zip).

Acknowledgement: These problems are based on an exercises from *Advanced Digital Design with the Verilog HDL: 2e* by Michael D. Ciletti, Pearson India Education Services Pvt. Ltd, 2017. Modifications for SystemVerilog designed by Roy Kravitz, 2020.

Problem 1 (25 pts)

A. (5 pts) Write a SystemVerilog module that implements the schematic below using <u>continuous assignment(s)</u>. Note that there are no delays in the circuit. The name of our file should be hw2_prob1.sv




The signature for this module is:

```
module hw2_prob1 (
    input logic A, B, C, D,
    output logic Y
);
```

- B. (10 pts) Write a testbench to verify the functionality of your model. The testbench for this circuit should set up a \$monitor() statement in one initial block and generate all of the valid input combinations (you don't need to include test vectors with 'X or 'Z) with a #5 ns delay between changing the inputs. The name of your testbench file should be v tb_hw2_prob1.sv.
- C. (10 pts) Simulate your model and your testbench using QuestaSim to demonstrate that your design is correct. Submit a transcript of a successful simulation. Name the file results_hw2_prob1.txt

Problem 2 (25 pts)

A. (5 pts) Write a SystemVerilog model of the following circuit. Note that the buffer is an inverting tristate buffer where the enable is asserted low. Model the combinational logic using an always_comb block and the tri-state buffer using continuous assign statement(s):




The name of your module should be hw2_prob2 and it should be in the file hw2_prob2.sv You are the engineer for this project so we are leaving the signature of the module to you. Note: the inputs are in1..in5. The tri-state output is tri_outN and the tri-state enable signal is enableN.

- B. (10 pts) Write a testbench to verify the functionality of your model. The testbench for this circuit should set up a \$monitor() statement in one initial block and generate all of the valid input combinations with a #5 ns delay between changing the inputs. Be sure to check that tri_outN is 'z whenever enable = 1. Hint: Declare tri_outN as a tri net type that it is capable of be driven by more than one source. You can name the file tb_hw2_prob2.sv.
- C. (10 pts) Simulate your model and your testbench using ModelSim or QuestaSim to demonstrate that your design is correct. Submit a transcript of a successful simulation. You can name the file results hw2 prob2.txt.

Problem 3 (50 pts)

For this homework problem we are going to create a SystemVerilog model for a simple digital system the includes an ALU (Arithmetic Logic Unit) with inputs taken from a 32-entry x 16-bit wide register file and the results written back to the register file. A block diagram of the system is shown below:



A. (20 pts) Write a SystemVerilog module that implements an 8-bit ALU. The ALU is a block of combinational logic that implements the following functionality (ex: ADD Opcode = 3'b000, EXNOR Opcode = 3'b111):

Opcode	Operation	Function
3'b000	ADD	a + b + c_in
3'b001	SUBTRACT	a + ~b + c_in
3'b010	SUBTRACT_a	b + ~a + ~c_in
3'b011	OR_ab	{1'b0, a b}
3'b100	AND_ab	{1'b0, a & b}
3'b101	NOT_ab	{1'b0, (~a) & b}
3'b110	EXOR	{1'b0, a ^ b}
3'b111	EXNOR	{1'b0, a ~^ b}

Make use of SystemVerilog constructs as appropriate. The signature for the module is:

```
module hw2_prob3_alu
import ALU REGFILE defs::*;
(
   input logic [ALU_INPUT_WIDTH-1:0]
                                                     // A and B operands
                                        A_In, B_In,
   input logic
                                        Carry_In,
                                                     // Carry In
   input aluop_t
                                        Opcode,
                                                     // operation to perform
   output logic [ALU OUTPUT WIDTH-1:0] ALU Out
                                                     // ALU result(extended by 1 bit
                                                     // to preserve Carry Out from
                                                     // Sum/Diff)
);
```

Note that the ALU Output is one bit wider than the inputs. This is to preserve the Carry Out. Note also the use of a typedef enum for the ALU opcode (operation to perform) in the ALU_REGFILE_defs package.

B. (15 pts) Create a model of the DUT called hw2_prob3_dut that instantiates instances of your ALU module and the register file module provided in the release. Pad the extra bits from the ALU to the register file with 0's. The signature for the module is:

```
module hw2 prob3 dut
import ALU_REGFILE_defs::*;
(
   // register file interface
   input logic [REGFILE ADDR WIDTH-1:0]
                                             Read Addr 1, // read port addresses
                                             Read_Addr_2,
   input logic [REGFILE_ADDR_WIDTH-1:0]
                                             Write_Addr, // write port address
                                             Write enable,// write enable (1 to
   input logic
                                                          // write)
   input logic [REGFILE_WIDTH-1:0]
                                             Write_data, // data to write into the
                                                          // register file
   // ALU interface. Data to the ALU comes from the register file
   input logic
                                             Carry_In,
                                                          // Carry In
   input aluop_t
                                                          // operation to perform
                                             Opcode,
   output logic [ALU_OUTPUT_WIDTH-1:0]
                                             ALU_Out,
                                                          // ALU result
   // system-wide signals
   input logic
                                             Clock
                                                          // system clock
);
```

C. (15 pts) Simulate your source code with QuestaSim using the provided testbench to demonstrate that your design is correct. Submit a transcript of a successful simulation. You will be graded on the correctness of your design.