# HW3 - single cycle CPU Report

卓冠宇 B04901126

## Hierarchy

```
b04901126_hw3
| b04901126_hw3_report.pdf
| codes
| CPU.v
| ALU_Control.v
| Control.v
| ALU.v
| Adder.v
| MUX32.v
| Sign_Extend.v
```

# **Modules Explaination**

### CPU.v

CPU takes clock, reset and start signals as input. In CPU, we set up several wire to link each modules together for testbench.v to use.

An instruction is broken down into parts like rd\_addr, rs1\_addr, rs2\_addr, immediate, func73, and they are linked into register memory, sign extender, ALU control., control. In general, CPU.v is for wiring.

#### ALU.v

ALU takes in two operands, one from Read data 1, and the other is from MUX32, to do the arithmetic. ALU control would send a signal to tell ALU which operation to execute.

There are two outputs, one is ALU result and the other is Zero, which gives 1 if the ALU result is 32'b0.

### ALU\_Control.v

ALU control takes in {funct7|funct3} and the control signal ALUOp\_i from Control. With these 2 signal, ALU control is able to tell ALU which operation to do by sending ALUCtrl\_o.

The following is the table for the correspondence between ALUOp i and ALUCtrl o.

Input signal is chosen to be {{funct7|funct3}[8], {funct7|funct3}[3:0], ALUOp i[0]}.

Signal	ALUCtrl_o	<b>Operation</b>
6'b001001	3'b000	and
6'b001111	3'b110	xor
6'b000011	3'b101	sll
6'b000001	3'b001	add
6'b100001	3'b111	sub
6'b010001	3'b011	mul
6'b101010	3'b100	srai
6'b100001	3'b111	sub
6b'??0000	3'b010	addi

#### Control.v

Control takes in opcode, ie. instruction[6:0], and produce RegWrite\_o to tell the register memory if any change were to be written, ALUOp\_o to the ALU\_Control, ALUSrc\_o to tell MUX32 which source of the ALU operand should be.

If Op\_i changes, we choose:

- ALUOp\_o to be Op\_i[6:5], 01 for R-format and 00 for I-format.
- ALUSrc\_o to be ~0p\_i[5]
- RegWrite\_o is set to be 1'b1 for all instructions.

### Adder.v

If any of the input data1\_in or data2\_in changes, data\_o would be recomputed as data1\_in + data2\_in.

### MUX32.v

MUX32 has three inputs: select\_i, data1\_i, data2\_i. If any of them changes, MUX would read the value of select\_i, if it's 1'b1 then data2\_i would be the output, if it's 1'b0, data1\_i would be the output.

### Sign\_Extend.v

Sign\_Extend takes in data\_i, which is instruction[31:20]. If data\_i changes, data\_i[11] would be duplicated 20 times, and concatenated with data\_i as data\_o.