AHRS_voter Design Description bpotter

AHRS_voter: Design Description bpotter

Publication date 22-Oct-2018 09:56:13 Copyright © 2018

Table of Contents

| 1. | Model Version | 1 |
|----|---|-----|
| 2. | Root System | . 2 |
| | 2.1. Description | . 2 |
| | 2.2. Interface | 3 |
| | 2.2.1. Input Signals | 3 |
| | 2.2.2. Output Signals | . 4 |
| | 2.3. Blocks | . 4 |
| | 2.3.1. Parameters | |
| | 2.3.2. Block Execution Order | . 9 |
| 3. | Subsystems | 10 |
| | 3.1. Avg_Value | 10 |
| | 3.1.1. Interface | 10 |
| | 3.1.2. Blocks | |
| | 3.1.3. Block Execution Order | |
| | 3.2. Mid_Value | |
| | 3.2.1. Interface | |
| | 3.2.2. Blocks | |
| | 3.2.3. Block Execution Order | |
| | 3.3. Single_Value | |
| | 3.3.1. Interface | |
| | 3.3.2. Blocks | |
| | 3.3.3. Block Execution Order | |
| 4. | Requirements | |
| | 4.1. Model Information for "AHRS_voter" | |
| | 4.2. Document Summary for "AHRS_voter" | |
| | 4.3. System - AHRS_voter | |
| | 4.4. System - Avg_Value | |
| | 4.5. System - Mid_Value | |
| _ | 4.6. System - Single_Value | |
| | System Model Configuration | |
| | Glossary | |
| 7. | About this Report | |
| | 7.1. Report Overview | |
| | 7.2. Root System Description | |
| | 7.3. Subsystem Descriptions | |
| | 7.4. State Chart Descriptions | 78 |

List of Figures

| 2.1. AHRS voter | . 2 |
|------------------------------|-----|
| 3.1. AHRS_voter/Avg_Value | |
| 3.2. AHRS_voter/Mid_Value | |
| 3.3. AHRS voter/Single Value | 25 |

List of Tables

| 2.1. | | J |
|--------|------------------------------|-----|
| 2.2. | | 3 |
| 2.3. | | 3 |
| | | |
| | | |
| | | |
| | | |
| | | |
| | 'AHRS1" Parameters | |
| | 'AHRS1_Valid" Parameters | |
| | "AHRS2" Parameters | |
| 2.11. | "AHRS2_Valid" Parameters | . 5 |
| 2.12. | "AHRS3" Parameters | . 5 |
| 2.13. | "AHRS3_Valid" Parameters | . 6 |
| 2.14. | "Constant" Parameters | . 6 |
| | "MultiportSwitch" Parameters | |
| | "Sum" Parameters | |
| | "voted fb" Parameters | |
| | voteu_in_ rarameters | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| 3.7. | | 12 |
| 3.8. ' | 'AHRS1" Parameters | 12 |
| 3.9. ' | 'AHRS1_Valid" Parameters | 12 |
| | "AHRS2" Parameters | |
| | "AHRS2_Valid" Parameters | |
| | "AHRS3" Parameters | |
| | "AHRS3_Valid" Parameters | |
| | | |
| | "Avg_Value" Parameters | |
| | "Constant" Parameters | |
| | "Gain" Parameters | |
| | "Sum" Parameters | |
| | "Switch" Parameters | |
| 3.19. | "Switch1" Parameters | 17 |
| 3.20. | "Switch2" Parameters | 18 |
| 3.21. | | 19 |
| | | |
| | | |
| | | |
| | "AHRS1" Parameters | |
| | "AHRS2" Parameters | |
| | | |
| | "AHRS3" Parameters | |
| | "Mid_Value" Parameters | |
| | | 22 |
| | "MinMax1" Parameters | 23 |
| 3.31. | "MinMax2" Parameters | 23 |
| 3.32. | "MinMax3" Parameters | 24 |
| 3.33. | | 25 |
| | | |

AHRS_voter

| 3.35 | 26 |
|---|----|
| 3.36 | 26 |
| 3.37 | 26 |
| 3.38 | 26 |
| 3.39 | 26 |
| 3.40. "AHRS1" Parameters | 27 |
| 3.41. "AHRS1 Valid" Parameters | 27 |
| 3.42. "AHRS2" Parameters | |
| 3.43. "AHRS2 Valid" Parameters | |
| 3.44. "AHRS3" Parameters | |
| 3.45. "AHRS3 Valid" Parameters | |
| 3.46. "Constant" Parameters | |
| 3.47. "Single_Value" Parameters | |
| 3.48. "Sum" Parameters | |
| 3.49. "Switch" Parameters | |
| 3.50. "Switch1" Parameters | |
| 3.51. "Switch2" Parameters | |
| 4.1. AHRS voter Version Information | |
| 4.2. Requirements documents linked in model | |
| | |
| 4.3. Blocks in "AHRS_voter" that have requirements | 20 |
| | |
| 4.5. Blocks in "Avg_Value" that have requirements | 38 |
| 4.6. AHRS_voter/Mid_Value Requirements | 41 |
| 4.7. Blocks in "Mid_Value" that have requirements | 41 |
| 4.8. AHRS_voter/Single_Value Requirements | |
| 4.9. Blocks in "Single_Value" that have requirements | 43 |
| 5.1. AHRS_voter Configuration Set | 46 |
| 5.2. AHRS_voter Configuration Set.Components(1) | 46 |
| 5.3. AHRS_voter Configuration Set.Components(2) | 47 |
| 5.4. AHRS_voter Configuration Set.Components(3) | 48 |
| 5.5. AHRS_voter Configuration Set.Components(4) | 50 |
| 5.6. AHRS_voter Configuration Set.Components(5) | 53 |
| 5.7. AHRS_voter Configuration Set.Components(6) | 54 |
| 5.8. AHRS_voter Configuration Set.Components(7) | 54 |
| 5.9. AHRS_voter Configuration Set.Components(8) | 55 |
| 5.10. AHRS_voter Configuration Set.Components(9) | 57 |
| 5.11. AHRS_voter Configuration Set.Components(10) | 59 |
| 5.12. AHRS_voter Configuration Set.Components(11) | 59 |
| 5.13. AHRS_voter Configuration Set.Components(12) | |
| 5.14. AHRS_voter Configuration Set.Components(8).CodeCoverageSettings | |
| 5.15. AHRS_voter Configuration Set.Components(8).Components(1) | |
| 5.16. AHRS_voter Configuration Set.Components(8).Components(2) | |
| 5.17. AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTy- | - |
| pes | 67 |
| | 67 |

Chapter 1. Model Version

Version: 1.55

Last modified: Mon May 21 10:35:45 2018


Checksum: 968028779 1381078259 3069098703 3541850780

Chapter 2. Root System

Table of Contents

| 2.1. | Description | 2 |
|------|------------------------------|---|
| 2.2. | Interface | 3 |
| | 2.2.1. Input Signals | |
| | 2.2.2. Output Signals | 4 |
| | Blocks | |
| | 2.3.1. Parameters | |
| | 2.3.2. Block Execution Order | |

Figure 2.1. AHRS_voter



2.1. Description

This model implements a voting algorithm for three AHRS. Depending on the number of valid AHRS, the system will provide a mid value, an average value or a single value.

2.2. Interface

2.2.1. Input Signals

Table 2.1.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 2.2.

Description:

Data Type: boolean

Width: 1

Dimensions: [1 1]

Table 2.3.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 2.4.

Description:

Data Type: boolean

Width: 1

Dimensions: [1 1]

Table 2.5.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 2.6.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

2.2.2. Output Signals

Table 2.7.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

2.3. Blocks

2.3.1. Parameters

2.3.1.1. "AHRS1" (Inport)

Table 2.8. "AHRS1" Parameters

| Parameter | Value |
|------------------------------------|--------|
| Port number | 1 |
| Port dimensions (-1 for inherited) | 5 |
| Sample time (-1 for inherited) | 0.01 |
| Minimum | -180 |
| Maximum | 180 |
| Data type | double |

2.3.1.2. "AHRS1_Valid" (Inport)

Table 2.9. "AHRS1_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 4 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | 0.01 |
| Minimum | 0 |
| Maximum | 1 |
| Data type | boolean |

2.3.1.3. "AHRS2" (Inport)

Table 2.10. "AHRS2" Parameters

| Parameter | Value |
|------------------------------------|--------|
| Port number | 2 |
| Port dimensions (-1 for inherited) | 5 |
| Sample time (-1 for inherited) | 0.01 |
| Minimum | -180 |
| Maximum | 180 |
| Data type | double |

2.3.1.4. "AHRS2_Valid" (Inport)

Table 2.11. "AHRS2_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 5 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | 0.01 |
| Minimum | 0 |
| Maximum | 1 |
| Data type | boolean |

2.3.1.5. "AHRS3" (Inport)

Table 2.12. "AHRS3" Parameters

| Parameter | Value |
|------------------------------------|--------|
| Port number | 3 |
| Port dimensions (-1 for inherited) | 5 |
| Sample time (-1 for inherited) | 0.01 |
| Minimum | -180 |
| Maximum | 180 |
| Data type | double |

2.3.1.6. "AHRS3_Valid" (Inport)

Table 2.13. "AHRS3_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 6 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | 0.01 |
| Minimum | 0 |
| Maximum | 1 |
| Data type | boolean |

2.3.1.7. "Constant" (Constant)

Table 2.14. "Constant" Parameters

| Parameter | Value |
|---|--|
| Constant value | [0 0 0 0 0] |
| Interpret vector parameters as 1-D | on |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit from 'Constant value' |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Sample time | inf |
| Frame period | inf |

2.3.1.8. "MultiportSwitch" (MultiPortSwitch)

Table 2.15. "MultiportSwitch" Parameters

| Parameter | Value |
|------------------------------------|-----------------------|
| Data port order | Zero-based contiguous |
| Number of data ports | 4 |
| Data port indices (e.g. {1,[2,3]}) | {1,2,3} |
| Data port for default case | Last data port |

| Parameter | Value |
|---|------------------------------------|
| Diagnostic for default case | None |
| Require all data port inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mo- de | Floor |
| Saturate on integer overflow | off |
| Sample time (-1 for inherited) | -1 |
| Allow different data input sizes (Results in variable-size output signal) | off |

2.3.1.9. "Sum" (Sum)

Table 2.16. "Sum" Parameters

| Parameter | Value |
|--|------------------------------------|
| Icon shape | rectangular |
| List of signs | +++ |
| Sum over | All dimensions |
| Dimension | 1 |
| Require all inputs to have the same data type | off |
| Accumulator data type | Inherit: Inherit via internal rule |
| Output minimum | |
| Output maximum | |
| Output data type | uint32 |
| Lock data type settings against changes by the fixed-point tools | off |

| Parameter | Value |
|--------------------------------|-------|
| Integer rounding mo- de | Floor |
| Saturate on integer overflow | off |
| Sample time (-1 for inherited) | -1 |

2.3.1.10. "voted_fb" (Outport)

Table 2.17. "voted_fb" Parameters

| Parameter | Value |
|---|---------------|
| Port number | 1 |
| Icon display | Port number |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Output as nonvirtual bus in parent model | off |
| Unit (e.g., m, m/s^2, N*m) | inherit |
| Port dimensions (-1 for inherited) | -1 |
| Variable-size signal | Inherit |
| Sample time (-1 for inherited) | -1 |
| Ensure outport is virtual | off |
| Source of initial output value | Dialog |
| Output when disabled | held |
| Initial output | |
| MustResolveToSigna- lObject | off |
| Specify output when source is unconnected | off |
| Constant value | 0 |

| Parameter | Value |
|------------------------------------|-------|
| Interpret vector parameters as 1-D | off |

2.3.2. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

Chapter 3. Subsystems


Table of Contents

| 3.1. Avg_Value | . 10 |
|------------------------------|------|
| 3.1.1. Interface | 10 |
| 3.1.2. Blocks | 12 |
| 3.1.3. Block Execution Order | . 19 |
| 3.2. Mid_Value | . 19 |
| 3.2.1. Interface | 19 |
| 3.2.2. Blocks | |
| 3.2.3. Block Execution Order | . 25 |
| 3.3. Single_Value | 25 |
| 3.3.1. Interface | 25 |
| 3.3.2. Blocks | 27 |
| 3.3.3. Block Execution Order | . 33 |
| | |

3.1. Avg_Value

Checksum: 1356445277 3793837538 1723196720 1763452037

Figure 3.1. AHRS_voter/Avg_Value



3.1.1. Interface

3.1.1.1. Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.1.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.2.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.3.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.4.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.5.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.6.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

3.1.1.2. Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.7.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

3.1.2. Blocks

3.1.2.1. Parameters

3.1.2.1.1. "AHRS1" (Inport)

Table 3.8. "AHRS1" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 1 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.1.2.1.2. "AHRS1_Valid" (Inport)

Table 3.9. "AHRS1_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 4 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | boolean |

3.1.2.1.3. "AHRS2" (Inport)

Table 3.10. "AHRS2" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 2 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.1.2.1.4. "AHRS2_Valid" (Inport)

Table 3.11. "AHRS2_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 5 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | boolean |

3.1.2.1.5. "AHRS3" (Inport)

Table 3.12. "AHRS3" Parameters

| Parameter | Value |
|------------------------------------|-------|
| Port number | 3 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |

| Parameter | Value |
|-----------|---------------|
| Data type | Inherit: auto |

3.1.2.1.6. "AHRS3_Valid" (Inport)

Table 3.13. "AHRS3_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 6 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | boolean |

3.1.2.1.7. "Avg_Value" (Outport)

Table 3.14. "Avg_Value" Parameters

| Parameter | Value |
|---|---------------|
| Port number | 1 |
| Icon display | Port number |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Output as nonvirtual bus in parent model | off |
| Unit (e.g., m, m/s^2, N*m) | inherit |
| Port dimensions (-1 for inherited) | -1 |
| Variable-size signal | Inherit |
| Sample time (-1 for inherited) | -1 |

| Parameter | Value |
|---|--------|
| Ensure outport is virtual | off |
| Source of initial output value | Dialog |
| Output when disabled | held |
| Initial output | |
| MustResolveToSigna- lObject | off |
| Specify output when source is unconnected | off |
| Constant value | 0 |
| Interpret vector parameters as 1-D | off |

3.1.2.1.8. "Constant" (Constant)

Table 3.15. "Constant" Parameters

| Parameter | Value |
|---|--|
| Constant value | [0 0 0 0 0] |
| Interpret vector parameters as 1-D | on |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit from 'Constant value' |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Sample time | inf |
| Frame period | inf |

3.1.2.1.9. "Gain" (Gain)

Table 3.16. "Gain" Parameters

| Parameter | Value |
|-----------|-------|
| Gain | 1/2 |

| Parameter | Value |
|---|------------------------------------|
| Multiplication | Element-wise(K.*u) |
| Parameter minimum | |
| Parameter maximum | |
| Parameter data type | Inherit: Inherit via internal rule |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |
| Sample time (-1 for inherited) | -1 |

3.1.2.1.10. "Sum" (Sum)

Table 3.17. "Sum" Parameters

| Parameter | Value |
|--|------------------------------------|
| Icon shape | rectangular |
| List of signs | +++ |
| Sum over | All dimensions |
| Dimension | 1 |
| Require all inputs to have the same data type | off |
| Accumulator data type | Inherit: Inherit via internal rule |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock data type settings against changes by the fixed-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |

| Parameter | Value |
|--------------------------------|-------|
| Sample time (-1 for inherited) | -1 |

3.1.2.1.11. "Switch" (Switch)

Table 3.18. "Switch" Parameters

| Parameter | Value |
|---|------------------------------------|
| Criteria for passing first input | u2 ~= 0 |
| Threshold | 0 |
| Require all data port inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |
| Allow different data input sizes (Results in variable-size output signal) | off |

3.1.2.1.12. "Switch1" (Switch)

Table 3.19. "Switch1" Parameters

| Parameter | Value |
|----------------------------------|---------|
| Criteria for passing first input | u2 ~= 0 |
| Threshold | 0 |

| Parameter | Value |
|---|------------------------------------|
| Require all data port inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |
| Allow different data input sizes (Results in variable-size output signal) | off |

3.1.2.1.13. "Switch2" (Switch)

Table 3.20. "Switch2" Parameters

| Parameter | Value |
|---|------------------------------------|
| Criteria for passing first input | u2 ~= 0 |
| Threshold | 0 |
| Require all data port inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mo- de | Floor |

| Parameter | Value |
|---|-------|
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |
| Allow different data input sizes (Results in variable-size output signal) | off |


3.1.3. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

3.2. Mid_Value

Checksum: 790996152 3069992432 2687192256 3009998060

Figure 3.2. AHRS_voter/Mid_Value



3.2.1. Interface

3.2.1.1. Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.21.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.22.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

Table 3.23.

Description:

Data Type: double

Width: 5

Dimensions: [15]

3.2.1.2. Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.24.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

3.2.2. Blocks

3.2.2.1. Parameters

3.2.2.1.1. "AHRS1" (Inport)

Table 3.25. "AHRS1" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 1 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.2.2.1.2. "AHRS2" (Inport)

Table 3.26. "AHRS2" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 2 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.2.2.1.3. "AHRS3" (Inport)

Table 3.27. "AHRS3" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 3 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.2.2.1.4. "Mid_Value" (Outport)

Table 3.28. "Mid_Value" Parameters

| Parameter | Value |
|---|---------------|
| Port number | 1 |
| Icon display | Port number |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |

| Parameter | Value |
|---|---------|
| Output as nonvirtual bus in parent model | off |
| Unit (e.g., m, m/s^2, N*m) | inherit |
| Port dimensions (-1 for inherited) | -1 |
| Variable-size signal | Inherit |
| Sample time (-1 for inherited) | -1 |
| Ensure outport is virtual | off |
| Source of initial output value | Dialog |
| Output when disabled | held |
| Initial output | |
| MustResolveToSigna- lObject | off |
| Specify output when source is unconnected | off |
| Constant value | 0 |
| Interpret vector par- ameters as 1-D | off |

3.2.2.1.5. "MinMax" (MinMax)

Table 3.29. "MinMax" Parameters

| Parameter | Value |
|---|------------------------------------|
| Function | min |
| Number of input ports | 2 |
| Require all inputs to have the same data type | off |
| Output minimum | О |
| Output maximum | 0 |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |

| Parameter | Value |
|--------------------------------|-------|
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |

3.2.2.1.6. "MinMax1" (MinMax)

Table 3.30. "MinMax1" Parameters

| Parameter | Value |
|---|------------------------------------|
| Function | min |
| Number of input ports | 2 |
| Require all inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |

3.2.2.1.7. "MinMax2" (MinMax)

Table 3.31. "MinMax2" Parameters

| Parameter | Value |
|-----------|-------|
| Function | min |

| Parameter | Value |
|---|------------------------------------|
| Number of input ports | 2 |
| Require all inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |

3.2.2.1.8. "MinMax3" (MinMax)

Table 3.32. "MinMax3" Parameters

| Parameter | Value |
|---|------------------------------------|
| Function | max |
| Number of input ports | 3 |
| Require all inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mode | Floor |
| Saturate on integer overflow | off |

| Parameter | Value |
|--------------------------------|-------|
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |


3.2.3. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

3.3. Single_Value

Checksum: 1045751533 220285105 2174631848 1189251844

Figure 3.3. AHRS_voter/Single_Value



3.3.1. Interface

3.3.1.1. Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.33.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.34.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.35.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

Table 3.36.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.37.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.38.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

3.3.1.2. Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.39.

Description:

Data Type: double

Width: 5

Dimensions: [15]

3.3.2. Blocks

3.3.2.1. Parameters

3.3.2.1.1. "AHRS1" (Inport)

Table 3.40. "AHRS1" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 1 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.3.2.1.2. "AHRS1_Valid" (Inport)

Table 3.41. "AHRS1_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 4 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | boolean |

3.3.2.1.3. "AHRS2" (Inport)

Table 3.42. "AHRS2" Parameters

| Parameter | Value |
|------------------------------------|-------|
| Port number | 2 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |

| Parameter | Value | |
|-----------|---------------|--|
| Minimum | | |
| Maximum | | |
| Data type | Inherit: auto | |

3.3.2.1.4. "AHRS2_Valid" (Inport)

Table 3.43. "AHRS2_Valid" Parameters

| Parameter | Value |
|------------------------------------|---------|
| Port number | 5 |
| Port dimensions (-1 for inherited) | 1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | П |
| Data type | boolean |

3.3.2.1.5. "AHRS3" (Inport)

Table 3.44. "AHRS3" Parameters

| Parameter | Value |
|------------------------------------|---------------|
| Port number | 3 |
| Port dimensions (-1 for inherited) | -1 |
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |

3.3.2.1.6. "AHRS3_Valid" (Inport)

Table 3.45. "AHRS3_Valid" Parameters

| Parameter | Value |
|------------------------------------|-------|
| Port number | 6 |
| Port dimensions (-1 for inherited) | 1 |

| Parameter | Value |
|--------------------------------|---------|
| Sample time (-1 for inherited) | -1 |
| Minimum | |
| Maximum | |
| Data type | boolean |

3.3.2.1.7. "Constant" (Constant)

Table 3.46. "Constant" Parameters

| Parameter | Value |
|---|--|
| Constant value | [0 0 0 0 0] |
| Interpret vector parameters as 1-D | on |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit from 'Constant value' |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Sample time | inf |
| Frame period | inf |

3.3.2.1.8. "Single_Value" (Outport)

Table 3.47. "Single_Value" Parameters

| Parameter | Value |
|---|---------------|
| Port number | 1 |
| Icon display | Port number |
| Minimum | |
| Maximum | |
| Data type | Inherit: auto |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Output as nonvirtual bus in parent model | off |
| Unit (e.g., m, m/s^2, N*m) | inherit |

| Parameter | Value |
|---|---------|
| Port dimensions (-1 for inherited) | -1 |
| Variable-size signal | Inherit |
| Sample time (-1 for inherited) | -1 |
| Ensure outport is virtual | off |
| Source of initial output value | Dialog |
| Output when disabled | held |
| Initial output | |
| MustResolveToSigna- lObject | off |
| Specify output when source is unconnected | off |
| Constant value | 0 |
| Interpret vector parameters as 1-D | off |

3.3.2.1.9. "Sum" (Sum)

Table 3.48. "Sum" Parameters

| Parameter | Value |
|--|------------------------------------|
| Icon shape | rectangular |
| List of signs | +++ |
| Sum over | All dimensions |
| Dimension | 1 |
| Require all inputs to have the same data type | off |
| Accumulator data type | Inherit: Inherit via internal rule |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock data type settings against changes by the fixed-point tools | off |
| Integer rounding mode | Floor |

| Parameter | Value |
|--------------------------------|-------|
| Saturate on integer overflow | off |
| Sample time (-1 for inherited) | -1 |

3.3.2.1.10. "Switch" (Switch)

Table 3.49. "Switch" Parameters

| Parameter | Value | | | |
|---|------------------------------------|--|--|--|
| Criteria for passing first input | u2 ~= 0 | | | |
| Threshold | 0 | | | |
| Require all data port inputs to have the same data type | off | | | |
| Output minimum | | | | |
| Output maximum | | | | |
| Output data type | Inherit: Inherit via internal rule | | | |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off | | | |
| Integer rounding mode | Floor | | | |
| Saturate on integer overflow | off | | | |
| Enable zero-crossing detection | on | | | |
| Sample time (-1 for inherited) | -1 | | | |
| Allow different data input sizes (Results in variable-size output signal) | off | | | |

3.3.2.1.11. "Switch1" (Switch)

Table 3.50. "Switch1" Parameters

| Parameter | Value |
|----------------------------------|---------|
| Criteria for passing first input | u2 ~= 0 |

| Parameter | Value | | | |
|---|------------------------------------|--|--|--|
| Threshold | 0 | | | |
| Require all data port inputs to have the same data type | off | | | |
| Output minimum | | | | |
| Output maximum | | | | |
| Output data type | Inherit: Inherit via internal rule | | | |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off | | | |
| Integer rounding mode | Floor | | | |
| Saturate on integer overflow | off | | | |
| Enable zero-crossing detection | on | | | |
| Sample time (-1 for inherited) | -1 | | | |
| Allow different data input sizes (Results in variable-size output signal) | off | | | |

3.3.2.1.12. "Switch2" (Switch)

Table 3.51. "Switch2" Parameters

| Parameter | Value |
|---|------------------------------------|
| Criteria for passing first input | u2 ~= 0 |
| Threshold | 0 |
| Require all data port inputs to have the same data type | off |
| Output minimum | |
| Output maximum | |
| Output data type | Inherit: Inherit via internal rule |
| Lock output data ty- pe setting against changes by the fixe- d-point tools | off |
| Integer rounding mo- de | Floor |

| Parameter | Value |
|--|-------|
| Saturate on integer overflow | off |
| Enable zero-crossing detection | on |
| Sample time (-1 for inherited) | -1 |
| Allow different data input sizes (Results in variable-size output signal) | off |

3.3.3. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

Chapter 4. Requirements

Table of Contents

| 4.1. Model Information for "AHRS_voter" | 34 |
|---|----|
| 4.2. Document Summary for "AHRS voter" | |
| 4.3. System - AHRS voter | 35 |
| 4.4. System - Avg_Value | 38 |
| 4.5. System - Mid_Value | |
| 4.6. System - Single Value | 42 |

4.1. Model Information for "AHRS_voter"

Table 4.1. AHRS_voter Version Information

| ModelVer- sion | 1.55 | ConfigurationM- anager | N/A |
|-----------------------|-------------------------------|---------------------------|---------|
| Created | Mon Mar 30 13:05:51 20- 15 | Creator | bpotter |
| LastModi- fiedDate | Mon May 21 10:35:45 20- 18 | LastModifiedBy | bpotter |


4.2. Document Summary for "AHRS_voter"

Table 4.2. Requirements documents linked in model

| ID | Artifact names stored by RMI | Last modified | # li- nks |
|-----------|--|---------------|--------------|
| DO- C1 | HelicopterSoftwareRequirements.slreqx [http://loc-alhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%22%22,%22AHRS_voter%22]] | 2018 | 53 |

.

4.3. System - AHRS_voter



Show in Simulink [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22-AHRS_voter%22,%22%22]]

Table 4.3. Blocks in "AHRS_voter" that have requirements


| Linked Object | Requirements Data | |
|---|-----------------------------------|---|
| AHRS1 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:1%22]] | 1. "AHRS Input Signal Processing" | HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22AHRS_voter%22]] |
| AHRS1_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:9%2-2]] | 1. "AHRS Validity Check" | HelicopterSoftwareRequirements.slreqx, at "13" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-3%22,%22AHRS_voter%22]] |
| | 2. "AHRS Input Signal Processing" | HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwar- |

| Linked Object | Requirements Data | | |
|--|-----------------------------------|---|--|
| | | eRequirements.slreqx%22,%221- 4%22,%22AHRS_voter%22]] | |
| AHRS2 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:3%22]] | 1. "AHRS Input Signal Processing" | HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22AHRS_voter%22]] | |
| AHRS2_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:10%-22]] | 1. "AHRS Validity Check" | HelicopterSoftwareRequirements.slreqx, at "13" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-3%22,%22AHRS_voter%22]] | |
| | 2. "AHRS Input Signal Processing" | HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22AHRS_voter%22]] | |
| AHRS3 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:4%22]] | 1. "AHRS Input Signal Processing" | HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22AHRS_voter%22]] | |
| AHRS3_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:11%-22]] | 1. "AHRS Validity Check" | HelicopterSoftwareRequirements.slreqx, at "13" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-3%22,%22AHRS_voter%22]] | |
| | 2. "AHRS Input Signal Processing" | HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22AHRS_voter%22]] | |
| MultiportSwitch [http:-//localhost:31415/matl-ab/feval/rmiobjnavigat-e?arguments=[%22AH- | 1. "AHRS Validity Check" | HelicopterSoftwareRequirements.slreqx, at "13" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi | |

| Linked Object | Requirements Data | | |
|---|-------------------|----------------------------------|---|
| RS_voter%22,%22:49%- 22]] | | • | slreq%22,%22HelicopterSoftwar- eRequirements.slreqx%22,%221- 3%22,%22AHRS_voter%22]] |
| | 2. | "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| | 3. | "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| | 4. | "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Sum [http://localhost:3-1415/matlab/feval/rmi-objnavigate?argument-s=[%22AHRS_voter%2-2,%22:50%22]] | 1. | "AHRS Validity Check" | HelicopterSoftwareRequirements.slreqx, at "13" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-3%22,%22AHRS_voter%22]] |
| voted_fb [http://localh- ost:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:2%22]] | 1. | "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| | 2. | "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| | 3. | "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi |

| Linked Object | Requirements Data |
|---------------|--|
| | slreq%22,%22HelicopterSoftwar- eRequirements.slreqx%22,%221- 7%22,%22AHRS_voter%22]] |

4.4. System - Avg_Value



Show in Simulink [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22-AHRS_voter%22,%22:17%22]]

Table 4.4. AHRS_voter/Avg_Value Requirements

| Li- n- k# | Link Description | Link Target (document name and location ID) |
|-----------------|--------------------------------|--|
| 1. | "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%2216%22,%22AHRS_voter%22]] |


Table 4.5. Blocks in "Avg_Value" that have requirements

| Linked Object | Requirements Data | |
|---|-----------------------------------|---|
| AHRS1 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:18%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| AHRS1_Valid [http://lo-calhost:31415/matla- | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost- |

| Linked Object | Requirements Data | |
|---|-----------------------------------|---|
| b/feval/rmiobjnavigat- e?arguments=[%22AH- RS_voter%22,%22:26%- 22]] | | :31415/matlab/feval/rmi.navigat- e?arguments=[%22linktype_rmi slreq%22,%22HelicopterSoftwar- eRequirements.slreqx%22,%221- 6%22,%22AHRS_voter%22]] |
| AHRS2 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:19%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| AHRS2_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:27%-22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| AHRS3 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:20%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| AHRS3_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:28%-22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| Avg_Value [http://local-host:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22AHRS_voter%22,%22:25%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| Constant [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:34%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |

| Linked Object | Requirements Data | |
|--|-----------------------------------|---|
| Gain [http://localhost:3-1415/matlab/feval/rmi-objnavigate?argument-s=[%22AHRS_voter%2-2,%22:29%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| Sum [http://localhost:3-1415/matlab/feval/rmi-objnavigate?argument-s=[%22AHRS_voter%2-2,%22:30%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| Switch [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:31%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| Switch1 [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:32%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |
| Switch2 [http://localhost:31415/matlab/feva- l/rmiobjnavigate?arguments=[%22AHRS_vot- er%22,%22:33%22]] | 1. "AHRS Voting for Dual Sensors" | HelicopterSoftwareRequirements.slreqx, at "16" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-6%22,%22AHRS_voter%22]] |

4.5. System - Mid_Value



Show in Simulink [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22-AHRS_voter%22,%22:12%22]]

Table 4.6. AHRS_voter/Mid_Value Requirements


| Li- n- k# | Link Description | Link Target (document name and location ID) |
|-----------------|----------------------------------|--|
| 1. | "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%2215%22,%22AHRS_voter%22]] |

Table 4.7. Blocks in "Mid_Value" that have requirements

| Linked Object | Requirements Data | |
|---|-------------------------------------|---|
| AHRS1 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:13%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| AHRS2 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:14%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| AHRS3 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:15%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| Mid_Value [http://local-host:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22AHRS_voter%22,%22:16%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| MinMax [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:5%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwar- |

| Linked Object | Requirements Data | |
|---|-------------------------------------|---|
| | | eRequirements.slreqx%22,%221- 5%22,%22AHRS_voter%22]] |
| MinMax1 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:6%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| MinMax2 [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:7%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |
| MinMax3 [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:8%22]] | 1. "AHRS Voting for Triple Sensors" | HelicopterSoftwareRequirements.slreqx, at "15" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-5%22,%22AHRS_voter%22]] |

4.6. System - Single_Value



Show in Simulink [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[%22-AHRS_voter%22,%22:35%22]]

Table 4.8. AHRS_voter/Single_Value Requirements

| Li- n- k# | Link Description | Link Target (document name and location ID) |
|-----------------|-------------------------------|--|
| 1. | "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%2217%22,%22AHRS_voter%22]] |

Table 4.9. Blocks in "Single_Value" that have requirements

| Linked Object | Requirements Data | |
|---|----------------------------------|--|
| AHRS1 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:36%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| AHRS1_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:39%-22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| AHRS2 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:37%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| AHRS2_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:40%-22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost-:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| AHRS3 [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:38%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |

| Linked Object | Requirements Data | |
|--|----------------------------------|---|
| AHRS3_Valid [http://lo-calhost:31415/matla-b/feval/rmiobjnavigat-e?arguments=[%22AH-RS_voter%22,%22:41%-22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Constant [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:42%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Single_Value [http://loc- alhost:31415/matlab/fe- val/rmiobjnavigate?ar- guments=[%22AHRS_v- oter%22,%22:48%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Sum [http://localhost:3-1415/matlab/feval/rmi-objnavigate?argument-s=[%22AHRS_voter%2-2,%22:44%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Switch [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22AHRS_vot- er%22,%22:45%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Switch1 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:46%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |
| Switch2 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22AHRS_voter%22,%22:47%22]] | 1. "AHRS Usage of Single Sensor" | HelicopterSoftwareRequirements.slreqx, at "17" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwar- |

Requirements

| Linked Object | Requirements Data | |
|---------------|-------------------|--|
| | | eRequirements.slreqx%22,%221-7%22,%22AHRS_voter%22]] |

Chapter 5. System Model Configuration

Source: Model
Source Name: AHRS_voter

Table 5.1. AHRS_voter Configuration Set

| Property | Value |
|----------------|--|
| Description | |
| Components | [AHRS_voter Configuration Set.Components(1) [46], AHRS_voter Configuration Set.Components(2) [47], AHRS_voter Configuration Set.Components(3) [48], AHRS_voter Configuration Set.Components(4-) [50], AHRS_voter Configuration Set.Components(5) [53], AHRS_voter Configuration Set.Components(6) [54], AHRS_voter Configuration Set.Components(7)-[54], AHRS_voter Configuration Set.Components(8) [55], AHRS_voter Configuration Set.Components(9) [57], AHRS_voter Configuration Set.Components(10)-[59], AHRS_voter Configuration Set.Components(11) [59], AHRS_voter Configuration Set.Components(12) [59]] |
| Name | Configuration |
| SimulationMode | normal |
| ConfigType | Model |

Table 5.2. AHRS_voter Configuration Set.Components [46](1)

| Property | Value |
|-----------------|--------|
| Name | Solver |
| Description | |
| Components | |
| StartTime | 0.0 |
| StopTime | 10.0 |
| AbsTol | auto |
| AutoScaleAbsTol | on |
| FixedStep | 0.01 |
| InitialStep | auto |
| MaxNumMinSteps | -1 |
| MaxOrder | 5 |

| ZcThreshold | auto |
|--------------------------------|-------------------|
| ConsecutiveZCsStepRelTol | 10*128*eps |
| MaxConsecutiveZCs | 1000 |
| ExtrapolationOrder | 4 |
| NumberNewtonIterations | 1 |
| MaxStep | auto |
| MinStep | auto |
| MaxConsecutiveMinStep | 1 |
| RelTol | 1e-3 |
| SolverMode | MultiTasking |
| EnableMultiTasking | on |
| EnableExplicitPartitioning | off |
| EnableConcurrentExecution | on |
| ConcurrentTasks | off |
| Solver | FixedStepDiscrete |
| SolverName | FixedStepDiscrete |
| SolverType | Fixed-step |
| SolverJacobianMethodControl | auto |
| ShapePreserveControl | DisableAll |
| ZeroCrossControl | UseLocalSettings |
| ZeroCrossAlgorithm | Nonadaptive |
| SolverResetMethod | Fast |
| PositivePriorityOrder | off |
| AutoInsertRateTranBlk | off |
| SampleTimeConstraint | Unconstrained |
| InsertRTBMode | Whenever possible |
| SampleTimeProperty | |
| DecoupledContinuousIntegration | off |
| MinimalZcImpactIntegration | off |

Table 5.3. AHRS_voter Configuration Set.Components [46](2)

| Property | Value |
|----------------|--------------------|
| Name | Data Import/Export |
| Description | |
| Components | |
| Decimation | 1 |
| ExternalInput | [t, u] |
| FinalStateName | xFinal |
| InitialState | xInitial |

| LimitDataPoints | on |
|----------------------------|-------------------|
| MaxDataPoints | 1000 |
| LoadExternalInput | off |
| LoadInitialState | off |
| SaveFinalState | off |
| SaveCompleteFinalSimState | off |
| SaveFormat | Array |
| SaveOutput | on |
| SaveState | off |
| SignalLogging | on |
| DSMLogging | on |
| InspectSignalLogs | off |
| SaveTime | on |
| ReturnWorkspaceOutputs | off |
| StateSaveName | xout |
| TimeSaveName | tout |
| OutputSaveName | yout |
| SignalLoggingName | logsout |
| DSMLoggingName | dsmout |
| OutputOption | RefineOutputTimes |
| OutputTimes | |
| ReturnWorkspaceOutputsName | out |
| Refine | 1 |
| LoggingToFile | off |
| DatasetSignalFormat | timeseries |
| LoggingFileName | out.mat |
| LoggingIntervals | [-inf, inf] |

Table 5.4. AHRS_voter Configuration Set.Components [46](3)

| Property | Value |
|-----------------------------------|--------------|
| Name | Optimization |
| Description | |
| Components | |
| BlockReduction | off |
| BooleanDataType | on |
| ConditionallyExecuteInputs | on |
| DefaultParameterBehavior | Inlined |
| InlineParams | on |
| UseDivisionForNetSlopeComputation | on |

| UseFloatMulNetSlope | off |
|----------------------------------|---------------------|
| DefaultUnderspecifiedDataType | double |
| UseSpecifiedMinMax | off |
| InlineInvariantSignals | off |
| OptimizeBlockIOStorage | on |
| BufferReuse | on |
| GlobalBufferReuse | on |
| GlobalVariableUsage | None |
| StrengthReduction | off |
| AdvancedOptControl | -SLCI |
| EnforceIntegerDowncast | on |
| ExpressionFolding | on |
| BooleansAsBitfields | off |
| BitfieldContainerType | uint_T |
| EnableMemcpy | on |
| MemcpyThreshold | 64 |
| PassReuseOutputArgsAs | Structure reference |
| PassReuseOutputArgsThreshold | 12 |
| FoldNonRolledExpr | on |
| LocalBlockOutputs | on |
| RollThreshold | 5 |
| StateBitsets | off |
| DataBitsets | off |
| ActiveStateOutputEnumStorageType | Native Integer |
| UseTempVars | off |
| ZeroExternalMemoryAtStartup | on |
| ZeroInternalMemoryAtStartup | on |
| InitFltsAndDblsToZero | on |
| NoFixptDivByZeroProtection | off |
| EfficientFloat2IntCast | on |
| EfficientMapNaN2IntZero | off |
| LifeSpan | inf |
| EvaledLifeSpan | Inf |
| MaxStackSize | inf |
| BufferReusableBoundary | on |
| SimCompilerOptimization | off |
| AccelVerboseBuild | off |
| OptimizeBlockOrder | off |
| OptimizeDataStoreBuffers | on |

| BusAssignmentInplaceUpdate | on |
|----------------------------|----------|
| DifferentSizesBufferReuse | off |
| OptimizationLevel | level2 |
| OptimizationPriority | Balanced |
| OptimizationCustomize | on |
| UseRowMajorAlgorithm | off |
| LabelGuidedReuse | off |

Table 5.5. AHRS_voter Configuration Set.Components [46](4)

| Property | Value |
|--|------------------|
| Name | Diagnostics |
| Description | |
| Components | |
| RTPrefix | error |
| ConsistencyChecking | none |
| ArrayBoundsChecking | none |
| SignalInfNanChecking | error |
| StringTruncationChecking | error |
| SignalRangeChecking | error |
| ReadBeforeWriteMsg | EnableAllAsError |
| WriteAfterWriteMsg | EnableAllAsError |
| WriteAfterReadMsg | EnableAllAsError |
| AlgebraicLoopMsg | error |
| ArtificialAlgebraicLoopMsg | error |
| SaveWithDisabledLinksMsg | error |
| SaveWithParameterizedLinksMsg | error |
| CheckSSInitialOutputMsg | on |
| UnderspecifiedInitializationDetection | Simplified |
| MergeDetectMultiDrivingBlocksExec | error |
| CheckExecutionContextRuntimeOutputM-sg | off |
| SignalResolutionControl | UseLocalSettings |
| BlockPriorityViolationMsg | error |
| MinStepSizeMsg | warning |
| TimeAdjustmentMsg | none |
| MaxConsecutiveZCsMsg | error |
| MaskedZcDiagnostic | warning |
| IgnoredZcDiagnostic | warning |
| SolverPrmCheckMsg | error |

| InheritedTsInSrcMsg | error |
|--|------------|
| MultiTaskDSMMsg | error |
| MultiTaskCondExecSysMsg | error |
| MultiTaskRateTransMsg | error |
| SingleTaskRateTransMsg | none |
| TasksWithSamePriorityMsg | warning |
| SigSpecEnsureSampleTimeMsg | error |
| CheckMatrixSingularityMsg | error |
| IntegerOverflowMsg | error |
| Int32ToFloatConvMsg | warning |
| ParameterDowncastMsg | error |
| ParameterOverflowMsg | error |
| ParameterUnderflowMsg | error |
| ParameterPrecisionLossMsg | error |
| ParameterTunabilityLossMsg | error |
| FixptConstUnderflowMsg | none |
| FixptConstOverflowMsg | none |
| FixptConstPrecisionLossMsg | none |
| UnderSpecifiedDataTypeMsg | error |
| UnnecessaryDatatypeConvMsg | warning |
| VectorMatrixConversionMsg | error |
| InvalidFcnCallConnMsg | error |
| FcnCallInpInsideContextMsg | error |
| SignalLabelMismatchMsg | error |
| UnconnectedInputMsg | error |
| UnconnectedOutputMsg | error |
| UnconnectedLineMsg | error |
| UseOnlyExistingSharedCode | error |
| SFcnCompatibilityMsg | error |
| FrameProcessingCompatibilityMsg | error |
| UniqueDataStoreMsg | none |
| BusObjectLabelMismatch | error |
| RootOutportRequireBusObject | error |
| AssertControl | DisableAll |
| Echo | |
| EnableOverflowDetection | off |
| AllowSymbolicDim | off |
| ModelReferenceIOMsg | error |
| ${\bf Model Reference Version Mismatch Message}$ | none |

| ModelReferenceIOMismatchMessage | error |
|---|---------------------------|
| ModelReferenceCSMismatchMessage | none |
| ModelReferenceSimTargetVerbose | off |
| UnknownTsInhSupMsg | error |
| ModelReferenceDataLoggingMessage | error |
| ModelReferenceSymbolNameMessage | warning |
| ModelReferenceExtraNoncontSigs | error |
| StateNameClashWarn | warning |
| SimStateInterfaceChecksumMismatchMsg | warning |
| SimStateOlderReleaseMsg | error |
| InitInArrayFormatMsg | warning |
| StrictBusMsg | ErrorOnBusTreatedAsVector |
| BusNameAdapt | WarnAndRepair |
| NonBusSignalsTreatedAsBus | error |
| SFUnusedDataAndEventsDiag | warning |
| SFUnexpectedBacktrackingDiag | error |
| SFInvalidInputDataAccessInChartInitDiag | error |
| SFNoUnconditionalDefaultTransitionDiag | error |
| SFTransitionOutsideNaturalParentDiag | error |
| SFUnconditional Transition Shadowing Diag | error |
| SFUnreachableExecutionPathDiag | error |
| SFUndirectedBroadcastEventsDiag | error |
| SFTransitionActionBeforeConditionDiag | error |
| SFOutputUsedAsStateInMooreChartDiag | error |
| SFTemporalDelaySmallerThanSampleTimeDiag | warning |
| SFUnconditionalPathOutOfParentDiag | error |
| SFSelfTransitionDiag | warning |
| SFExecutionAtInitializationDiag | none |
| SFMachineParentedDataDiag | warning |
| SFUnreachableStateOrJunctionDiag | error |
| SFDanglingTransitionDiag | error |
| IntegerSaturationMsg | error |
| AllowedUnitSystems | all |
| UnitsInconsistencyMsg | warning |
| AllowAutomaticUnitConversions | on |
| RCSCRenamedMsg | warning |
| RCSCObservableMsg | warning |
| ForceCombineOutputUpdateInSim | off |

UnderSpecifiedDimensionMsg none

Table 5.6. AHRS_voter Configuration Set.Components [46](5)

| Property | Value |
|----------------------------|-------------------------|
| Name | Hardware Implementation |
| Description | |
| Components | |
| ProdBitPerChar | 8 |
| ProdBitPerShort | 16 |
| ProdBitPerInt | 32 |
| ProdBitPerLong | 32 |
| ProdBitPerLongLong | 64 |
| ProdBitPerFloat | 32 |
| ProdBitPerDouble | 64 |
| ProdBitPerPointer | 32 |
| ProdBitPerSizeT | 32 |
| ProdBitPerPtrDiffT | 32 |
| ProdLargestAtomicInteger | Char |
| ProdLargestAtomicFloat | None |
| ProdIntDivRoundTo | Zero |
| ProdEndianess | Unspecified |
| ProdWordSize | 32 |
| ProdShiftRightIntArith | on |
| ProdLongLongMode | off |
| ProdHWDeviceType | 32-bit Generic |
| TargetBitPerChar | 8 |
| TargetBitPerShort | 16 |
| TargetBitPerInt | 32 |
| TargetBitPerLong | 32 |
| TargetBitPerLongLong | 64 |
| TargetBitPerFloat | 32 |
| TargetBitPerDouble | 64 |
| TargetBitPerPointer | 32 |
| TargetBitPerSizeT | 32 |
| TargetBitPerPtrDiffT | 32 |
| TargetLargestAtomicInteger | Char |
| TargetLargestAtomicFloat | None |
| TargetShiftRightIntArith | on |
| TargetLongLongMode | off |

| TargetIntDivRoundTo | Zero |
|--------------------------|-------------|
| TargetEndianess | Unspecified |
| TargetWordSize | 32 |
| TargetPreprocMaxBitsSint | 32 |
| TargetPreprocMaxBitsUint | 32 |
| TargetHWDeviceType | Specified |
| TargetUnknown | off |
| DenormalBehavior | Default |
| ProdEqTarget | on |
| UseEmbeddedCoderFeatures | on |
| UseSimulinkCoderFeatures | on |

Table 5.7. AHRS_voter Configuration Set.Components [46](6)

| Property | Value |
|---|-------------------------------|
| Name | Model Referencing |
| Description | |
| Components | |
| UpdateModelReferenceTargets | IfOutOfDateOrStructuralChange |
| SkipRefExpFcnMdlSchedulingOrderCheck | off |
| EnableRefExpFcnMdlSchedulingChecks | on |
| CheckModelReferenceTargetMessage | error |
| EnableParallelModelReferenceBuilds | off |
| ParallelModelReferenceErrorOnInvalidPo-ol | on |
| ParallelModelReferenceMATLABWorkerInit | None |
| ModelReferenceNumInstancesAllowed | Single |
| PropagateVarSize | Infer from blocks in model |
| ModelDependencies | |
| ModelReferencePassRootInputsByReference | on |
| ModelReferenceMinAlgLoopOccurrences | off |
| PropagateSignalLabelsOutOfModel | off |
| SupportModelReferenceSimTargetCustom-Code | off |

Table 5.8. AHRS_voter Configuration Set.Components [46](7)

| Property | Value |
|-------------|-------------------|
| Name | Simulation Target |
| Description | |

| Components | |
|--------------------------------------|----------------------|
| SimCustomSourceCode | |
| SimCustomHeaderCode | |
| SimCustomInitializer | |
| SimCustomTerminator | |
| SimReservedNameArray | |
| SimUserSources | |
| SimUserIncludeDirs | |
| SimUserLibraries | |
| SimUserDefines | |
| SFSimEnableDebug | off |
| SFSimOverflowDetection | on |
| SFSimEcho | on |
| SimBlas | on |
| SimCtrlC | on |
| SimExtrinsic | on |
| SimIntegrity | on |
| SimUseLocalCustomCode | off |
| SimParseCustomCode | on |
| SimAnalyzeCustomCode | off |
| SimBuildMode | sf_incremental_build |
| SimDataInitializer | |
| SimGenImportedTypeDefs | off |
| CompileTimeRecursionLimit | 50 |
| EnableRuntimeRecursion | on |
| MATLABDynamicMemAlloc | off |
| MATLABDynamicMemAllocThreshold | 65536 |
| CustomSymbolStrEMXArray | nothing |
| CustomSymbolStrEMXArrayFcn | nothing |
| CustomCodeFunctionArrayLayout | |
| DefaultCustomCodeFunctionArrayLayout | NotSpecified |

Table 5.9. AHRS_voter Configuration Set.Components [46](8)

| Property | Value |
|------------------|-----------------|
| Name | Code Generation |
| SystemTargetFile | ert.tlc |
| HardwareBoard | None |
| TLCOptions | |
| CodeGenDirectory | |

| GenCodeOnly | off |
|----------------------------------|---|
| MakeCommand | make_rtw |
| GenerateMakefile | on |
| PackageGeneratedCodeAndArtifacts | off |
| PackageName | |
| TemplateMakefile | ert_default_tmf |
| PostCodeGenCommand | |
| Description | Embedded Coder |
| GenerateReport | on |
| SaveLog | off |
| RTWVerbose | on |
| RetainRTWFile | off |
| ProfileTLC | off |
| TLCDebug | off |
| TLCCoverage | off |
| TLCAssert | off |
| ProcessScriptMode | Default |
| ConfigurationMode | Optimized |
| ProcessScript | ert_make_rtw_hook |
| ConfigurationScript | |
| ConfigAtBuild | off |
| RTWUseLocalCustomCode | off |
| RTWUseSimCustomCode | off |
| CustomSourceCode | |
| CustomHeaderCode | |
| CustomInclude | |
| CustomSource | |
| CustomLibrary | |
| CustomDefine | |
| CustomBLASCallback | |
| CustomLAPACKCallback | |
| CustomFFTCallback | |
| CustomInitializer | |
| CustomTerminator | |
| Toolchain | Automatically locate an installed toolchain |
| BuildConfiguration | Faster Builds |
| CustomToolchainOptions | |
| IncludeHyperlinkInReport | on |
| LaunchReport | on |

| RecursionLimit | 50 |
|--------------------------------|--|
| PortableWordSizes | on |
| GenerateErtSFunction | off |
| CreateSILPILBlock | None |
| CodeExecutionProfiling | off |
| CodeExecutionProfileVariable | executionProfile |
| CodeProfilingSaveOptions | SummaryOnly |
| CodeProfilingInstrumentation | off |
| CodeCoverageSettings | AHRS_voter Configuration Set.Component-s(8).CodeCoverageSettings [61] |
| SILDebugging | off |
| TargetLang | С |
| IncludeERTFirstTime | off |
| GenerateTraceInfo | on |
| GenerateTraceReport | on |
| GenerateTraceReportSl | on |
| GenerateTraceReportSf | on |
| GenerateTraceReportEml | on |
| GenerateCodeInfo | off |
| GenerateWebview | off |
| GenerateCodeMetricsReport | off |
| GenerateCodeReplacementReport | off |
| RTWCompilerOptimization | off |
| ObjectivePriorities | |
| RTWCustomCompilerOptimizations | |
| CheckMdlBeforeBuild | Off |
| CustomRebuildMode | OnUpdate |
| DataInitializer | |
| Components | [AHRS_voter Configuration Set.Components(8).Components(1) [61], AHRS_voter Configuration Set.Components(8).Components(2) [63]] |

Table 5.10. AHRS_voter Configuration Set.Components [46](9)

| Property | Value |
|-------------|---|
| Description | Simulink Coverage Configuration Component |
| Components | |
| Name | Simulink Coverage |
| CovEnable | on |

| CovScope | EntireSystem |
|------------------------------------|--|
| CovIncludeTopModel | on |
| RecordCoverage | on |
| CovPath | / |
| CovSaveName | covdata |
| CovCompData | |
| CovMetricSettings | dcmtrzoibe |
| CovFilter | |
| CovHTMLOptions | -sRT=1 -sVT=0 -aTS=1 -bRG=1 -bTC=1 -hTR- =1 -nFC=0 -scm=1 -bcm=1 -xEv=0 |
| CovNameIncrementing | off |
| CovHtmlReporting | off |
| CovForceBlockReductionOff | on |
| CovEnableCumulative | on |
| CovSaveCumulativeToWorkspaceVar | on |
| CovSaveSingleToWorkspaceVar | off |
| CovCumulativeVarName | AHRScovCumData |
| CovCumulativeReport | on |
| CovSaveOutputData | on |
| CovOutputDir | slcov_output/\$ModelName\$ |
| CovDataFileName | \$ModelName\$_cvdata |
| CovShowResultsExplorer | on |
| CovReportOnPause | on |
| CovModelRefEnable | on |
| CovModelRefExcluded | |
| CovExternalEMLEnable | off |
| CovSFcnEnable | off |
| CovBoundaryAbsTol | 1.0000e-05 |
| CovBoundaryRelTol | 0.0100 |
| CovUseTimeInterval | off |
| CovStartTime | 0 |
| CovStopTime | 0 |
| CovMetricStructuralLevel | MCDC |
| CovMetricLookupTable | on |
| CovMetricSignalRange | on |
| CovMetricSignalSize | on |
| CovMetricObjectiveConstraint | on |
| CovMetricSaturateOnIntegerOverflow | on |
| CovMetricRelationalBoundary | on |

| CovLogicBlockShortCircuit | off |
|----------------------------|---------|
| CovUnsupportedBlockWarning | off |
| CovHighlightResults | off |
| CovMcdcMode | Masking |

Table 5.11. AHRS_voter Configuration Set.Components [46](10)

| Property | Value |
|-------------|--|
| Description | HDL Coder custom configuration component |
| Components | |
| Name | HDL Coder |

Table 5.12. AHRS_voter Configuration Set.Components [46](11)

| Property | Value |
|-----------------------------|--|
| Description | Polyspace Custom Configuration Component |
| Components | |
| Name | Polyspace |
| PSVerificationMode | BugFinder |
| PSVerificationSettings | PrjConfig |
| PSCxxVerificationSettings | PrjConfig |
| PSOpenProjectManager | off |
| PSResultDir | \BugFinder_results |
| PSAddSuffixToResultDir | off |
| PSEnableAdditionalFileList | off |
| PSAdditionalFileList | 0 |
| PSModelRefVerifDepth | All |
| PSModelRefByModelRefVerif | off |
| PSInputRangeMode | DesignMinMax |
| PSParamRangeMode | None |
| PSOutputRangeMode | None |
| PSAutoStubLUT | off |
| PSCheckConfigBeforeAnalysis | OnWarn |
| PSEnablePrjConfigFile | off |
| PSPrjConfigFile | |
| PSAddToSimulinkProject | off |

Table 5.13. AHRS_voter Configuration Set.Components [46](12)

| Property | Value |
|----------------------------------|--|
| Description | Design Verifier Custom Configuration Component |
| Components | |
| Name | Design Verifier |
| DVMode | TestGeneration |
| DVMaxProcessTime | 300 |
| DVDisplayUnsatisfiableObjectives | off |
| DVAutomaticStubbing | on |
| DVDesignMinMaxConstraints | on |
| DVOutputDir | sldv_output/\$ModelName\$ |
| DVMakeOutputFilesUnique | off |
| DVBlockReplacement | off |
| DVBlockReplacementRulesList | <factorydefaultrules></factorydefaultrules> |
| DVBlockReplacementModelFileName | \$ModelName\$_replacement |
| DVParameters | off |
| DVParametersConfigFileName | sldv_params_template.m |
| DVParameterNames | |
| DVParameterConstraints | |
| DVParameterUseInAnalysis | |
| DVParametersUseConfig | off |
| DVTestgenTarget | Model |
| DVModelCoverageObjectives | MCDC |
| DVTestConditions | UseLocalSettings |
| DVTestObjectives | UseLocalSettings |
| DVMaxTestCaseSteps | 10000 |
| DVTestSuiteOptimization | IndividualObjectives |
| DVAssertions | UseLocalSettings |
| DVProofAssumptions | UseLocalSettings |
| DVExtendExistingTests | off |
| DVExistingTestFile | |
| DVIgnoreExistTestSatisfied | on |
| DVIgnoreCovSatisfied | on |
| DVCoverageDataFile | simulation_results\AHRS_voter_cov.cvt |
| DVCovFilter | off |
| DVCovFilterFileName | |
| DVIncludeRelationalBoundary | on |
| DVRelativeTolerance | 0.0100 |

| DVAbsoluteTolerance | 1.0000e-05 |
|-------------------------|---------------------------|
| DVDetectDeadLogic | off |
| DVDetectActiveLogic | off |
| DVDetectOutOfBounds | off |
| DVDetectDivisionByZero | on |
| DVDetectIntegerOverflow | on |
| DVDetectInfNaN | off |
| DVDetectSubnormal | off |
| DVDesignMinMaxCheck | off |
| DVProvingStrategy | Prove |
| DVMaxViolationSteps | 20 |
| DVSaveDataFile | off |
| DVDataFileName | \$ModelName\$_sldvdata |
| DVSaveExpectedOutput | off |
| DVRandomizeNoEffectData | off |
| DVSaveHarnessModel | off |
| DVHarnessModelFileName | \$ModelName\$_harness |
| DVModelReferenceHarness | off |
| DVSaveReport | on |
| DVReportPDFFormat | on |
| DVReportFileName | \$ModelName\$_report |
| DVReportIncludeGraphics | off |
| DVDisplayReport | on |
| DVSFcnSupport | on |
| DVSFcnExtraOptions | |
| DVReduceRationalApprox | on |
| DVSlTestFileName | \$ModelName\$_test |
| DVSlTestHarnessName | \$ModelName\$_sldvharness |
| DVSlTestHarnessSource | Inport |

Table5.14.AHRS_voterConfigurationSet.Components(8) [55].CodeCoverageSettings

| Property | Value |
|-------------------------|-------|
| TopModelCoverage | off |
| ReferencedModelCoverage | off |
| CoverageTool | None |

Table 5.15. AHRS_voter Configuration Set.Components(8).Components [57](1)

| Property | Value |
|-----------------------------|-----------------|
| Name | Code Appearance |
| Description | |
| Components | |
| ForceParamTrailComments | on |
| GenerateComments | on |
| CommentStyle | Auto |
| IgnoreCustomStorageClasses | off |
| IgnoreTestpoints | off |
| IncHierarchyInIds | off |
| MaxIdLength | 31 |
| ShowEliminatedStatement | on |
| OperatorAnnotations | off |
| IncAutoGenComments | off |
| SimulinkDataObjDesc | off |
| SFDataObjDesc | off |
| MATLABFcnDesc | off |
| IncDataTypeInIds | off |
| PrefixModelToSubsysFcnNames | on |
| MangleLength | 4 |
| SharedChecksumLength | 8 |
| CustomSymbolStr | \$R\$N\$M |
| CustomSymbolStrGlobalVar | \$R\$N\$M |
| CustomSymbolStrType | \$N\$R\$M_T |
| CustomSymbolStrField | \$N\$M |
| CustomSymbolStrFcn | \$R\$N\$M\$F |
| CustomSymbolStrSimulinkFcn | \$R\$N |
| CustomSymbolStrFcnArg | rt\$I\$N\$M |
| CustomSymbolStrBlkIO | rtb_\$N\$M |
| CustomSymbolStrTmpVar | \$N\$M |
| CustomSymbolStrMacro | \$R\$N\$M |
| CustomSymbolStrUtil | \$N\$C |
| CustomSymbolStrEmxType | emxArray_\$M\$N |
| CustomSymbolStrEmxFcn | emx\$M\$N |
| CustomUserTokenString | |
| CustomCommentsFcn | |
| DefineNamingRule | None |

| DefineNamingFcn | |
|-------------------------|------------------|
| ParamNamingRule | None |
| ParamNamingFcn | |
| SignalNamingRule | None |
| SignalNamingFcn | |
| InsertBlockDesc | off |
| InsertPolySpaceComments | off |
| SimulinkBlockComments | on |
| BlockCommentType | BlockPathComment |
| StateflowObjectComments | on |
| MATLABSourceComments | off |
| EnableCustomComments | off |
| InternalIdentifier | Shortened |
| InlinedPrmAccess | Literals |
| ReqsInCode | on |
| UseSimReservedNames | off |
| ReservedNameArray | |

Table 5.16. AHRS_voter Configuration Set.Components(8).Components [57](2)

| Property | Value |
|----------------------------|-----------------|
| Name | Target |
| Description | |
| Components | |
| IsERTTarget | on |
| TargetLibSuffix | |
| TargetPreCompLibLocation | |
| GenFloatMathFcnCalls | NOT IN USE |
| TargetLangStandard | C99 (ISO) |
| TargetFunctionLibrary | NOT IN USE |
| CodeReplacementLibrary | None |
| UtilityFuncGeneration | Shared location |
| ERTMultiwordTypeDef | System defined |
| MultiwordTypeDef | System defined |
| ERTMultiwordLength | 2048 |
| MultiwordLength | 2048 |
| DynamicStringBufferSize | 256 |
| GenerateFullHeader | on |
| InferredTypesCompatibility | off |

| ExistingSharedCode | |
|---|----------------------|
| SharedCodeLocation | |
| GenerateSampleERTMain | on |
| GenerateTestInterfaces | off |
| ModelReferenceCompliant | on |
| ParMdlRefBuildCompliant | on |
| CompOptLevelCompliant | on |
| ConcurrentExecutionCompliant | on |
| IncludeMdlTerminateFcn | off |
| CombineOutputUpdateFcns | on |
| CombineSignalStateStructs | off |
| GroupInternalDataByFunction | off |
| SuppressErrorStatus | on |
| ERTFirstTimeCompliant | on |
| IncludeFileDelimiter | Auto |
| ERTCustomFileBanners | on |
| SupportAbsoluteTime | off |
| LogVarNameModifier | rt_ |
| MatFileLogging | off |
| MultiInstanceERTCode | off |
| CodeInterfacePackaging | Nonreusable function |
| PurelyIntegerCode | off |
| SupportNonFinite | off |
| SupportComplex | on |
| SupportContinuousTime | off |
| SupportNonInlinedSFcns | off |
| RemoveDisableFunc | off |
| RemoveResetFunc | on |
| SupportVariableSizeSignals | off |
| ParenthesesLevel | Maximum |
| CastingMode | Nominal |
| PreserveStateflowLocalDataDimensions | off |
| GenerateClassInterface | off |
| ModelStepFunctionPrototypeControlComp- liant | on |
| CPPClassGenCompliant | on |
| GRTInterface | off |
| GenerateAllocFcn | off |
| UseToolchainInfoCompliant | on |

| GenerateSharedConstants | off |
|------------------------------------|--------------------------|
| LUTObjectStructOrderExplicitValues | Size,Breakpoints,Table |
| LUTObjectStructOrderEvenSpacing | Size,Breakpoints,Table |
| ArrayLayout | Column-major |
| UnsupportedSFcnMsg | error |
| ERTHeaderFileRootName | \$R\$E |
| ERTSourceFileRootName | \$R\$E |
| ERTDataFileRootName | \$R_data |
| GenerateASAP2 | off |
| DSAsUniqueAccess | off |
| ExtMode | off |
| ExtModeTransport | 0 |
| ExtModeStaticAlloc | off |
| ExtModeStaticAllocSize | 1000000 |
| ExtModeTesting | off |
| ExtModeMexFile | ext_comm |
| ExtModeMexArgs | |
| ExtModeIntrfLevel | Level1 |
| TargetOS | BareBoardExample |
| MultiInstanceErrorCode | Error |
| RootIOFormat | Individual arguments |
| RTWCAPISignals | off |
| RTWCAPIParams | off |
| RTWCAPIStates | off |
| RTWCAPIRootIO | off |
| ERTSrcFileBannerTemplate | ert_code_template.cgt |
| ERTHdrFileBannerTemplate | ert_code_template.cgt |
| ERTDataSrcFileTemplate | ert_code_template.cgt |
| ERTDataHdrFileTemplate | ert_code_template.cgt |
| ERTCustomFileTemplate | example_file_process.tlc |
| EnableDataOwnership | off |
| SignalDisplayLevel | 10 |
| ParamTuneLevel | 10 |
| GlobalDataDefinition | Auto |
| DataDefinitionFile | global.c |
| GlobalDataReference | Auto |
| ERTFilePackagingFormat | Modular |
| RateTransitionBlockCode | Inline |
| DataReferenceFile | global.h |

| PreserveExpressionOrder | on |
|----------------------------------|--|
| PreserveIfCondition | on |
| ConvertIfToSwitch | off |
| PreserveExternInFcnDecls | on |
| PreserveStaticInFcnDecls | on |
| SuppressUnreachableDefaultCases | off |
| EnableSignedLeftShifts | off |
| EnableSignedRightShifts | off |
| IndentStyle | K&R |
| IndentSize | 2 |
| NewlineStyle | Default |
| EnableUserReplacementTypes | off |
| ReplacementTypes | AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[66] |
| MaxIdInt64 | MAX_int64_T |
| MinIdInt64 | MIN_int64_T |
| MaxIdUint64 | MAX_uint64_T |
| MaxIdInt32 | MAX_int32_T |
| MinIdInt32 | MIN_int32_T |
| MaxIdUint32 | MAX_uint32_T |
| MaxIdInt16 | MAX_int16_T |
| MinIdInt16 | MIN_int16_T |
| MaxIdUint16 | MAX_uint16_T |
| MaxIdInt8 | MAX_int8_T |
| MinIdInt8 | MIN_int8_T |
| MaxIdUint8 | MAX_uint8_T |
| BooleanTrueId | true |
| BooleanFalseId | false |
| TypeLimitIdReplacementHeaderFile | |
| MemSecPackage | None |
| MemSecDataConstants | Default |
| MemSecDataIO | Default |
| MemSecDataInternal | Default |
| MemSecDataParameters | Default |
| MemSecFuncInitTerm | Default |
| MemSecFuncExecute | Default |
| MemSecFuncSharedUtil | Default |

Table 5.17. AHRS_voter Configuration Set.Components(8).Components(2) [63].ReplacementTypes

| Field | Value |
|---------|-------|
| double | |
| single | |
| int32 | |
| int16 | |
| int8 | |
| uint32 | |
| uint16 | |
| uint8 | |
| boolean | |
| int | |
| uint | |
| char | |
| uint64 | |
| int64 | |

Table 5.18. HDL Coder

| Property | Value | |
|--------------------------|--------------------|--|
| HDLSubsystem | AHRS_voter | |
| Workflow | Generic ASIC/FPGA | |
| TargetPlatform | | |
| ReferenceDesign | | |
| ReferenceDesignPath | | |
| CoeffPrefix | coeff | |
| InputType | std_logic_vector | |
| OutputType | Same as input type | |
| ScalarizePorts | off | |
| CoeffMultipliers | Multiplier | |
| ResetType | Asynchronous | |
| FIRAdderStyle | linear | |
| MultiplierInputPipeline | 0 | |
| MultiplierOutputPipeline | 0 | |
| FoldingFactor | 1 | |
| NumMultipliers | -1 | |
| OptimizeForHDL | off | |
| TimingControllerPostfix | _tc | |
| OptimizeTimingController | on | |

| TimingControllerArch | default |
|--------------------------|----------------------------------|
| CastBeforeSum | on |
| CheckHDL | off |
| EnablePrefix | enb |
| ClockEnableInputPort | clk_enable |
| ClockEnableOutputPort | ce_out |
| ClockInputPort | clk |
| ClockEdge | Rising |
| ResetInputPort | reset |
| SimulatorFlags | |
| HDLCompileFilePostfix | _compile.do |
| HDLCompileInit | vlib %s\n |
| HDLCompileTerm | |
| HDLCompileVerilogCmd | vlog %s %s\n |
| HDLCompileVHDLCmd | vcom %s %s\n |
| EnableForGenerateLoops | on |
| HDLMapFilePostfix | _map.txt |
| HDLMapSeparator | |
| HDLSimCmd | vsim -novopt %s.%s\n |
| HDLSimFilePostfix | _sim.do |
| HDLSimProjectFilePostfix | _init.do |
| HDLSimInit | onbreak resume\nonerror resume\n |
| HDLSimProjectCmd | project addfile %s\n |
| HDLSimProjectTerm | project compileall\n |
| HDLSimProjectInit | project new . %s work\n |
| HDLSimTerm | run -all\n |
| HDLSimViewWaveCmd | add wave sim:%s\n |
| HDLSynthTool | None |
| HDLSynthCmd | |
| HDLSynthFilePostfix | |
| HDLSynthInit | |
| HDLSynthLibCmd | |
| HDLSynthLibSpec | |
| HDLSynthTerm | |
| ReservedWordPostfix | _rsvd |
| BlockGenerateLabel | _gen |
| VHDLLibraryName | work |
| UseSingleLibrary | off |
| VHDLArchitectureName | rtl |

| ClockProcessPostfix | _process |
|------------------------|-------------|
| ComplexImagPostfix | _im |
| ComplexRealPostfix | _re |
| EntityConflictPostfix | _block |
| InstancePrefix | u_ |
| InstancePostfix | |
| InstanceGenerateLabel | _gen |
| OutputGenerateLabel | outputgen |
| PackagePostfix | _pkg |
| SplitEntityArch | off |
| SplitEntityFilePostfix | _entity |
| SplitArchFilePostfix | _arch |
| VectorPrefix | vector_of_ |
| ClockInputs | Single |
| TriggerAsClock | off |
| ConditionalizePipeline | off |
| InferControlPorts | off |
| UseRisingEdge | off |
| TargetDirectory | hdlsrc |
| TargetSubdirectory | Model |
| EDAScriptGeneration | on |
| AddInputRegister | on |
| AddOutputRegister | on |
| AddPipelineRegisters | off |
| PipelinePostfix | _pipe |
| InputPort | filter_in |
| OutputPort | filter_out |
| FracDelayPort | filter_fd |
| Name | filter |
| RemoveResetFrom | None |
| ResetAssertedLevel | Active-high |
| ReuseAccum | off |
| ScaleWarnBits | 3 |
| SerialPartition | -1 |
| DALUTPartition | -1 |
| DARadix | 2 |
| CoefficientSource | Internal |
| CoefficientMemory | Registers |
| InputComplex | off |

| AddRatePort | off |
|---|-----------------------|
| InputDataType | |
| GenerateHDLCode | on |
| GenerateModel | on |
| GenerateTB | off |
| GenerateCEGenModel | off |
| Traceability | off |
| ResourceReport | off |
| OptimizationReport | off |
| ErrorCheckReport | on |
| HDLGenerateWebview | off |
| IPCoreReport | off |
| Recommendations | off |
| RequirementComments | on |
| Backannotation | off |
| HierarchicalDistPipelining | off |
| PreserveDesignDelays | off |
| AcquireDesignDelaysForEMLOptimizations | off |
| ClockRatePipelining | on |
| CRPWithoutFlattening | on |
| UseCRPAlternativeStrategy | off |
| IncreaseCRPBudget | on |
| AdaptivePipelining | on |
| MinDelaysRequiredAtLocalMultirateOutput | 1 |
| ClockRatePipelineOutputPorts | off |
| CriticalPathEstimation | off |
| optimizeserializer | on |
| shareequalwl | on |
| sharedmulsign | Signed |
| MultiplierPromotionThreshold | 0 |
| RoutingFudgeFactor | 0.5000 |
| OptimizationCompatibilityCheck | off |
| NumCriticalPathsEstimated | 1 |
| CriticalPathEstimationFile | criticalPathEstimated |
| HardwarePipeliningCharacterizationFile | |
| HighlightFeedbackLoops | on |
| HighlightFeedbackLoopsFile | highlightFeedbackLoop |

| HighlightClockRatePipeliningDiagnostic | on |
|--|---|
| HighlightClockRatePipeliningFile | highlightClockRatePipelining |
| DistributedPipeliningBarriers | on |
| DistributedPipeliningBarriersFile | highlightDistributedPipeliningBarriers |
| BlocksWithNoCharacterizationFile | highlightCriticalPathEstimationOffending- Blocks |
| AXIStreamingTransformFeatureControl | off |
| SerializerRatioThreshold | 8192 |
| RetimingCP | off |
| RetimingCPFile | highlightRetimingCP |
| ClearHighlightingFile | clearhighlighting |
| FunctionallyEquivalentRetiming | on |
| DistributedPipeliningPriority | NumericalIntegrity |
| RetimingDetails | on |
| CriticalPathDetails | off |
| SignalNamesMangling | off |
| GuidedRetiming | off |
| LatencyConstraint | 0 |
| ReduceMatchingDelays | on |
| OptimizationData | |
| CPGuidanceFile | |
| CPAnnotationFile | |
| HandleAtomicSubsystem | on |
| OptimizeMdlGen | on |
| MulticyclePathInfo | off |
| MulticyclePathConstraints | off |
| FloatingPointTargetConfiguration | |
| GenerateTargetComps | on |
| NativeFloatingPoint | off |
| FPToleranceValue | 1.0000e-07 |
| FPToleranceStrategy | DEFAULT |
| nfpLatency | DEFAULT |
| nfpDenormals | DEFAULT |
| AlteraBackwardIncompatibleSinCosPipeline | off |
| FamilyDevicePackageSpeed | |
| ToolName | |
| SynthesisToolChipFamily | |
| SynthesisToolDeviceName | |
| | |

| SynthesisToolPackageName | |
|-----------------------------------|------------|
| SynthesisToolSpeedValue | |
| SynthesisTool | |
| SynthesisProjectAdditionalFiles | |
| SimulationLibPath | |
| XilinxSimulatorLibPath | |
| AdderSharingMinimumBitwidth | 0 |
| MultiplierSharingMinimumBitwidth | 0 |
| MultiplyAddSharingMinimumBitwidth | 0 |
| ShareAdders | off |
| ShareMultipliers | on |
| ShareMultiplyAdds | on |
| ShareMATLABBlocks | on |
| ShareAtomicSubsystems | on |
| ShareFloatingPointIPs | on |
| PipelinedSharing | on |
| OptimizeCRPSharingRegisters | on |
| ClockRatePipeliningBudgetCheck | off |
| EnableFPGAWorkflow | off |
| FPGAWorkflowParameters | |
| GainMultipliers | Multiplier |
| ProductOfElementsStyle | linear |
| UserComment | |
| CustomFileHeaderComment | |
| CustomFileFooterComment | |
| DateComment | on |
| SafeZeroConcat | on |
| SumOfElementsStyle | linear |
| TargetLanguage | VHDL |
| Oversampling | 1 |
| ClockRatePipeliningFraction | 1 |
| Verbosity | 1 |
| TestBenchName | filter_tb |
| MultifileTestBench | off |
| IgnoreDataChecking | 0 |
| TestBenchPostfix | _tb |
| TestBenchDataPostfix | _data |
| TestBenchStimulus | |
| TestBenchUserStimulus | |

| TestBenchCoeffStimulus TestBenchRateStimulus ForceClockEnable MinimizeClockEnables MinimizeGlobalResets Off NoResetInitializationMode NoResetInitializationMode InsideModule NoResetInitializationMode NoResetInitialization MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay InsideModule NoResetInitialization MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay InputCockEnableDelay InputCockEnable InputCockEnable InputCockEnable InputCockEnable InputCockEnable InlineMATLABBlockCode InlineMDLCode InlineMATLABBlockCode InlineMDLCode InlineMDLCode InlineMDLCode InlineMATLABBlockCode InlineMDLCode InlineMATLABBlockCode | TestBenchFracDelayStimulus | |
|--|----------------------------------|-----------------------|
| ForceClockEnable MinimizeClockEnables Off MinimizeGlobalResets Off NoResetInitializationMode NoResetInitScript ComplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay TestBenchClockEnableDelay IforceClock On ClockHighTime SclockLowTime SclockLowTime SclockLowTime InputDataInterval On ForceReset On InitializeTestBenchInputs Off ResetLength ZestBenchReferencePostFix GenerateValidationModel MapPipelineDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay On ConcatenateDelays On RAMArchitecture InlineMATLABBlockCode InlineMATLABBlockCode InlineMare BalanceDelays On StringTypeSupport StringTypeSupport StringTypeSupport StringTypeSupport StringTypeSupport StringTrepeday On TargetFrequency On ConcatenateDelays On ConcatenateDelays On ConcatenateDelays On ConcatenateOper ConcatenateOper Confi FlattenSharedSubsystems Off ConcatenateOper ConcatenateOper Confi FlattenSharedSubsystems Off ConcatenateDelays On ConcatenateDelays On ConcatenateDelays On ConcatenateDelays On ConcatenateOper Confi FlattenSharedSubsystems Off ConcatenateOper ConcatenateOper Confi FlattenSharedSubsystems Off ConcatenateDelays On ConcatenateDel | TestBenchCoeffStimulus | |
| MinimizeClockEnables MinimizeGlobalResets Off MinimizeGlobalResets Off NoResetInitializationMode NoResetInitScript ComplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay 1 ForceClock On ClockHighTime 5 ClockLowTime HoldTime 1 InputDataInterval O ForceReset On ErrorMargin HoldInputDataBetweenSamples InitializeTestBenchInputs ResetLength 2 TestBenchReferencePostFix Jef GenerateValidationModel MappingThreshold S56 MapPipelineDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay On RAMMarchitecture InlineMATLABBlockCode InlineMATLABBlockCode InlineMATLABBlockCode InlineMATLABBlockCode InlineMATLABBrockDats StringTypeSupport BalanceDelays On TargetFrequency On TargetFrequency On ConcatenateDelays On ConcatenateDelays On ConcatenateColays On | TestBenchRateStimulus | |
| MinimizeGlobalResets off NoResetInitializationMode InsideModule NoResetInitScript noresetinitscript.tcl ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off MaskParameterAsGeneric off StringTypeSupport off BalanceDelays TargetFrequency 0 | ForceClockEnable | on |
| NoResetInitializationMode NoResetInitScript noresetInitScript.cl ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval OrceReset On ErrorMargin HoldInputDataBetweenSamples On InitializeTestBenchInputs ResetLength 2 TestBenchReferencePostFix GenerateValidationModel MapPipelineDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay On MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric Giff FlattenSharedSubsystems TargetFrequency On ConcalenateDelays On Giff FlattenSharedSubsystems Giff FlattenSharedSubsystemSubsystems FlattenSharedSubsystem | MinimizeClockEnables | off |
| NoResetInitScript ComplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay 1 ForceClock On ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval On FroreReset On InitializeTestBenchInputs GenerateValidationModel RAMMappingThreshold MapPipelineDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay ConcatenateDelays MergeDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems TargetFrequency On ConcatenateDelays | MinimizeGlobalResets | off |
| ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays TargetFrequency 0 | NoResetInitializationMode | InsideModule |
| FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays TargetFrequency o | NoResetInitScript | noresetinitscript.tcl |
| TestBenchClockEnableDelay ForceClock On ClockHighTime S ClockLowTime ForceReset InputDataInterval O ForceReset On ErrorMargin HoldInputDataBetweenSamples InitializeTestBenchInputs Off ResetLength Z TestBenchReferencePostFix GenerateValidationModel RAMMappingThreshold S RemoveRedundantCounters On ReplaceUnitDelayWithIntegerDelay ConcatenateDelays MergeDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems Glick India American India Ameri | ComplexMulElaboration | MultiplyAddBlock |
| ForceClock ClockHighTime ClockLowTime ForceReset ForceR | FlattenBus | off |
| ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays TargetFrequency on TargetFrequency | TestBenchClockEnableDelay | 1 |
| ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays TargetFrequency on TargetFrequency | ForceClock | on |
| InputDataInterval InputDataInterval InputDataInterval InputDataInterval InputDataInterval Increasest Increasest Indiana InitializeTestBerchInputs InitializeTestBenchInputs In | ClockHighTime | 5 |
| InputDataInterval 0 ForceReset 0n ErrorMargin 4 HoldInputDataBetweenSamples 0n InitializeTestBenchInputs 0ff ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel 0ff RAMMappingThreshold 256 MapPipelineDelaysToRAM 0ff RemoveRedundantCounters 0n ReplaceUnitDelayWithIntegerDelay 0n ConcatenateDelays 0n MergeDelaysOnFanouts 0n FoldDelaysToConstant 0n RAMArchitecture WithClockEnable 1nlineMATLABBlockCode 0ff InlineHDLCode 0ff MaskParameterAsGeneric 0ff FlattenSharedSubsystems 0ff StringTypeSupport 0ff BalanceDelays 0n TargetFrequency 0 | ClockLowTime | 5 |
| ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on | HoldTime | 2 |
| ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays TargetFrequency 0 | InputDataInterval | 0 |
| HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency off | ForceReset | on |
| InitializeTestBenchInputs ResetLength TestBenchReferencePostFix GenerateValidationModel RAMMappingThreshold RampPipelineDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay ConcatenateDelays On MergeDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems StringTypeSupport BalanceDelays Off TargetFrequency Off TestBenchReferencePostFix Irref 2 2 2 2 3 4 5 5 6 6 6 6 6 6 6 6 6 6 6 | ErrorMargin | 4 |
| ResetLength TestBenchReferencePostFix GenerateValidationModel RAMMappingThreshold MapPipelineDelaysToRAM RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay ConcatenateDelays on MergeDelaysOnFanouts foldDelaysToConstant RAMArchitecture WithClockEnable InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems StringTypeSupport BalanceDelays Onf TargetFrequency Off Test Tes | HoldInputDataBetweenSamples | on |
| TestBenchReferencePostFix _ref GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | InitializeTestBenchInputs | off |
| GenerateValidationModel off RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | ResetLength | 2 |
| RAMMappingThreshold 256 MapPipelineDelaysToRAM off RemoveRedundantCounters on ReplaceUnitDelayWithIntegerDelay on ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency o | TestBenchReferencePostFix | _ref |
| MapPipelineDelaysToRAMoffRemoveRedundantCountersonReplaceUnitDelayWithIntegerDelayonConcatenateDelaysonMergeDelaysOnFanoutsonFoldDelaysToConstantonRAMArchitectureWithClockEnableInlineMATLABBlockCodeoffInlineHDLCodeoffMaskParameterAsGenericoffFlattenSharedSubsystemsoffStringTypeSupportoffBalanceDelaysonTargetFrequency0 | GenerateValidationModel | off |
| RemoveRedundantCounters ReplaceUnitDelayWithIntegerDelay ConcatenateDelays on MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture WithClockEnable InlineMATLABBlockCode InlineHDLCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems off StringTypeSupport BalanceDelays TargetFrequency on | RAMMappingThreshold | 256 |
| ReplaceUnitDelayWithIntegerDelay ConcatenateDelays on MergeDelaysOnFanouts on FoldDelaysToConstant RAMArchitecture WithClockEnable InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems Off StringTypeSupport BalanceDelays On TargetFrequency O | MapPipelineDelaysToRAM | off |
| ConcatenateDelays MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems StringTypeSupport BalanceDelays On On MithClockEnable Off Off Off Off Off Off StringTypeSupport Off TargetFrequency O | RemoveRedundantCounters | on |
| MergeDelaysOnFanouts FoldDelaysToConstant RAMArchitecture InlineMATLABBlockCode InlineHDLCode MaskParameterAsGeneric FlattenSharedSubsystems StringTypeSupport BalanceDelays TargetFrequency on on white ClockEnable off find off off off off off off off o | ReplaceUnitDelayWithIntegerDelay | on |
| FoldDelaysToConstant on RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | ConcatenateDelays | on |
| RAMArchitecture WithClockEnable InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | MergeDelaysOnFanouts | on |
| InlineMATLABBlockCode off InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | FoldDelaysToConstant | on |
| InlineHDLCode off MaskParameterAsGeneric off FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | RAMArchitecture | WithClockEnable |
| MaskParameterAsGenericoffFlattenSharedSubsystemsoffStringTypeSupportoffBalanceDelaysonTargetFrequency0 | InlineMATLABBlockCode | off |
| FlattenSharedSubsystems off StringTypeSupport off BalanceDelays on TargetFrequency 0 | InlineHDLCode | off |
| StringTypeSupport off BalanceDelays on TargetFrequency 0 | MaskParameterAsGeneric | off |
| BalanceDelays on TargetFrequency 0 | FlattenSharedSubsystems | off |
| TargetFrequency 0 | StringTypeSupport | off |
| | BalanceDelays | on |
| ExtraEffortMargin 1 | TargetFrequency | 0 |
| | ExtraEffortMargin | 1 |

| MaxComputationLatency 1 MultiplierPartitioningThreshold Inf TreatDelayBalancingFailureAs Error TransformDelaysWithControlLogic on TransformDonZeroInitValDelay on DelayElaborationLimit 20 GenerateCoSimBlock off HDLCodeCoverage off GenerateCOSimBlock None GenerateSVDPTEstBench on GenerateSVDPTEstBench None SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v VHDLFileExtension .v VHDLFileExtension .vhd CodeGeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModel o O SerializeIO O UseSLAutoRoute on HighlightAncestors on InitializeBlockRAM on InitializeBlockRAM on InitializeBlockRAM on InitializeBockRAM | MaxOversampling | Inf |
|--|---------------------------------|--------------------------|
| TreatDelayBalancingFailureAs Error TransformDelaysWithControlLogic on TransformNonZeroInitValDelay on DelayElaborationLimit 20 GenerateCoSimBlock off HDLCodeCoverage off GenerateHDLTestBench on GenerateSVDPITestBench None SimulationTool Mentor Graphics Modelsim CosimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective SynthesisOffDirective IuseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension vhd VHDLFileExtension vhd CodeGeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off SerializeModel O SerializeHoel on CustomDotPath HighlightAncestors on HighlightAncestors Introductory Introduction on Documentation on DelayCode GeneratedModelName GeneratedModelName On CodeGenerationOutput off GeneratedModelNamePrefix off GereatedModelNamePrefix off Gereat | MaxComputationLatency | 1 |
| TransformDelaysWithControlLogic TransformNonZeroInitValDelay DelayElaborationLimit 20 GenerateCoSimBlock dft HDLCodeCoverage GenerateHDLTestBench GenerateSVDPITestBench SimulationTool Mentor Graphics Modelsim CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale Timescale VerilogFileExtension VyHDLFileExtension CodeGeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseVordeGenPIR SerializeModel SerializeIO UseSLAutoRoute UseAutoRoute UseAutoRoute UseAutoPlace On UseAutoPlace On UseSLAutoRoute UseAutoPlace On UseSLAutoRoute UseAutoPlace On UseAutoPlace On UseAutoPlace On UseMighlightAncestors On HighlightAncestors On HighlightAncestors On InitializeBlockRAM On | MultiplierPartitioningThreshold | Inf |
| TransformNonZeroInitValDelay on DelayElaborationLimit 20 GenerateCoSimBlock off HDLCodeCoverage off GenerateHDLTestBench on GenerateSVDPITestBench None SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .sv VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelName GeneratedModelNamePrefix gm_ GeneratedModel off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightAncestors on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | TreatDelayBalancingFailureAs | Error |
| DelayElaborationLimit 20 GenerateCoSimBlock off HDLCodeCoverage off GenerateHDLTestBench on GenerateCoSimModel None GenerateSVDPITestBench None SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .sv VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightAncestors on HighlightAcolor cyan InitializeBlockRAM | TransformDelaysWithControlLogic | on |
| GenerateCoSimBlock HDLCodeCoverage GenerateHDLTestBench GenerateSVDPITestBench SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAgregatesForConst UreVerilogFileExtension VHDLFileExtension VHDLFileExtension UseOeGeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelNamePrefix SerializeModel O UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors Inneconfigurations On Off UseVerilogFileExtension Off UreverilogFileExtension Off OdeGeneratedModelName OdeGeneratedModelNamePrefix OdeGeneratedModelNamePrefix OdeGeneratedModelNamePrefix OdeGeneratedModelNamePrefix OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModel OdeGeneratedModelNamePrefix OdeGeneratedModel OdeGeneratedModel OdeGeneratedModelNamePrefix OdeGeneratedModelN | TransformNonZeroInitValDelay | on |
| HDLCodeCoverage GenerateHDLTestBench GenerateCoSimModel GenerateSVDPITestBench None SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale Timescale VerilogFileExtension SystemVerilogFileExtension VHDLFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelNamePrefix SerializeModel SerializeIO UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors InitializeBlockRAM On On Mentor Graphics Mone GeneratedModelsim On GeneratedModelNamePrefix Image: April 1 | DelayElaborationLimit | 20 |
| GenerateHDLTestBench on GenerateCoSimModel None GenerateSVDPITestBench None SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .sv VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | GenerateCoSimBlock | off |
| GenerateCoSimModel GenerateSVDPITestBench SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale Timescale VerilogFileExtension SystemVerilogFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModel SerializeIO UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors InitializeBlockRAM On Mentor Graphics Modelsim On Mentor Graphics Modelsim On InitializeBlockRAM None Mentor Graphics Modelsim On Itimescale None Geff SerializeModel On | HDLCodeCoverage | off |
| GenerateSVDPITestBench SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst UseVerilogTimescale Timescale 'timescale 1 ns / 1 ns VerilogFileExtension VHDLFileExtension SystemVerilogFileExtension vhd CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseDotLayout SerializeModel SerializeIO UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors Inimescale OosimBlockAndDut Mentor Graphics Modelsim On Mentor Graphics Modelsim Mentor Graphics Modelsim On Geff Semanue GeneratedIndelsim Mentor Graphics Modelsim On Geff Som Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v Vhd GenerateHDLCode GenerateHDLCode GenerateHDLCode GeneratedModelName GeneratedModelName Off Semanue GeneratedModelName GeneratedModelName Off Som Off Semanue GeneratedModel Off Semanue GeneratedHotode G | GenerateHDLTestBench | on |
| SimulationTool Mentor Graphics Modelsim CoSimModelSetup CosimBlockAndDut SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .sv VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM | GenerateCoSimModel | None |
| CoSimModelSetup SynthesisOnDirective SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale Timescale VerilogFileExtension Vy SystemVerilogFileExtension VHDLFileExtension CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModel SerializeModel SerializeIO UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors InitializeBlockRAM On Off Some | GenerateSVDPITestBench | None |
| SynthesisOnDirective SynthesisOffDirective LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on HighlightAncestors on HighlightColor cyan InitializeBlockRAM | SimulationTool | Mentor Graphics Modelsim |
| SynthesisOffDirective LoopUnrolling InlineConfigurations UseAggregatesForConst UseVerilogTimescale Timescale VerilogFileExtension VerilogFileExtension Vy SystemVerilogFileExtension VHDLFileExtension VHDLFileExt | CoSimModelSetup | CosimBlockAndDut |
| LoopUnrolling off InlineConfigurations on UseAggregatesForConst off UseVerilogTimescale on Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM | SynthesisOnDirective | |
| InlineConfigurations UseAggregatesForConst UseVerilogTimescale On Timescale VerilogFileExtension VerilogFileExtension VHDLFileExtension VHDLFileExtension VHDLFileExtension VHDLFileExtension VHDLFileExtension Vhd CodeGenerationOutput GeneratedModelName GeneratedModelName GeneratedModelName GeneratedModelNamePrefix UseDotLayout Off ShowCodeGenPIR Off SerializeModel O SerializeIO O UseSLAutoRoute On UseAutoPlace CustomDotPath HighlightAncestors HighlightColor InitializeBlockRAM On | SynthesisOffDirective | |
| UseAggregatesForConst UseVerilogTimescale Timescale Timescale VerilogFileExtension VerilogFileExtension VhDLFileExtension VhDLFileExtensio | LoopUnrolling | off |
| UseVerilogTimescale Timescale Timescale VerilogFileExtension VerilogFileExtension VhDLFileExtension VolueGenerateModelName GeneratedModelName GeneratedModelName GeneratedModelNamePrefix ViseDotLayout Off ShowCodeGenPIR Off SerializeModel O SerializeModel O UseSLAutoRoute On UseSLAutoRoute On UseAutoPlace On CustomDotPath HighlightAncestors HighlightColor Cyan InitializeBlockRAM | InlineConfigurations | on |
| Timescale 'timescale 1 ns / 1 ns VerilogFileExtension .v SystemVerilogFileExtension .sv VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM | UseAggregatesForConst | off |
| VerilogFileExtension.vSystemVerilogFileExtension.svVHDLFileExtension.vhdCodeGenerationOutputGenerateHDLCodeGeneratedModelNamegm_GeneratedModelNamePrefixgm_UseDotLayoutoffShowCodeGenPIRoffSerializeModel0SerializeIO0UseSLAutoRouteonUseAutoPlaceonCustomDotPathHighlightAncestorsHighlightColorcyanInitializeBlockRAMon | UseVerilogTimescale | on |
| SystemVerilogFileExtension .sv VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | Timescale | `timescale 1 ns / 1 ns |
| VHDLFileExtension .vhd CodeGenerationOutput GenerateHDLCode GeneratedModelName GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM | VerilogFileExtension | .v |
| CodeGenerationOutput GeneratedModelName GeneratedModelNamePrefix UseDotLayout ShowCodeGenPIR SerializeModel SerializeIO UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors HighlightColor InitializeBlockRAM GenerateHDLCode GenerateHDLCode GenerateHDLCode GenerateHDLCode GenerateHDLCode GenerateHDLCode Off Off Off Off Off Off Off Off Off Of | SystemVerilogFileExtension | .sv |
| GeneratedModelName GeneratedModelNamePrefix UseDotLayout Off ShowCodeGenPIR SerializeModel O SerializeIO UseSLAutoRoute UseAutoPlace CustomDotPath HighlightAncestors HighlightColor InitializeBlockRAM GeneratedModelName gm_ gm_ gm_ off O Off O O UseDotLayout off O O O UseSLAutoRoute on CustomDotPath HighlightAncestors on O InitializeBlockRAM on | VHDLFileExtension | .vhd |
| GeneratedModelNamePrefix gm_ UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | CodeGenerationOutput | GenerateHDLCode |
| UseDotLayout off ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | GeneratedModelName | |
| ShowCodeGenPIR off SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | GeneratedModelNamePrefix | gm_ |
| SerializeModel 0 SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | UseDotLayout | off |
| SerializeIO 0 UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | ShowCodeGenPIR | off |
| UseSLAutoRoute on UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | SerializeModel | 0 |
| UseAutoPlace on CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | SerializeIO | 0 |
| CustomDotPath HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | UseSLAutoRoute | on |
| HighlightAncestors on HighlightColor cyan InitializeBlockRAM on | UseAutoPlace | on |
| HighlightColor cyan InitializeBlockRAM on | CustomDotPath | |
| InitializeBlockRAM on | HighlightAncestors | on |
| | HighlightColor | cyan |
| InitializeRealPort | InitializeBlockRAM | on |
| | InitializeRealPort | off |
| MapVectorPortToStream off | MapVectorPortToStream | off |

| UseFileIOInTestBench | on |
|---------------------------------|------------|
| TurnkeyWorkflow | off |
| AlteraWorkflow | off |
| GenerateFILBlock | off |
| CoSimLibPostfix | _cosim |
| TestBenchInitializeInputs | off |
| MinimizeIntermediateSignals | off |
| GenerateCodeInfo | off |
| GatewayoutWithDTC | off |
| IncrementalCodeGenForTopModel | off |
| HDLWFSmartbuild | on |
| HDLCodingStandard | None |
| HDLCodingStandardCustomizations | |
| ReferenceDesignParameter | |
| HDLLintTool | None |
| HDLLintInit | |
| HDLLintTerm | |
| HDLLintCmd | |
| ModulePrefix | |
| DetectBlackBoxNameCollision | Warning |
| PIRTB | on |
| PIRTC | off |
| EmitNetlist | off |
| UsePipelinedToolboxFunctions | on |
| savepirtoscript | off |
| ConcatenateHDLModules | off |
| AMS | off |
| ML2PIR | off |
| OptimBetweenMATLABAndSimulink | off |
| EnableTestpoints | off |
| TraceabilityStyle | Line Level |
| TreatRealsInGeneratedCodeAs | Error |
| EnumEncodingScheme | default |
| BuildToProtectModel | off |
| OptimizeConstants | on |
| StreamingMatrix | off |
| HDLDTO | off |

Chapter 6. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 7. About this Report

Table of Contents

| 7.1. | Report Overview | 77 |
|------|--------------------------|----|
| 7.2. | Root System Description | 77 |
| | Subsystem Descriptions | |
| | State Chart Descriptions | |

7.1. Report Overview

This report describes the design of the AHRS_voter system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

7.2. Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

7.3. Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- Parameters. Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

7.4. State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.