Heli_outer_loop Design Description bpotter

Heli_outer_loop: Design Description bpotter

Publication date 31-May-2019 12:37:40 Copyright © 2019

Table of Contents

1. Model Version	1
2. Root System	2
2.1. Description	
2.2. Interface	2
2.2.1. Input Signals	2
2.2.2. Output Signals	
2.3. Blocks	
2.3.1. Parameters	
2.3.2. Block Execution Order	
3. Requirements	. 24
3.1. Model Information for "Heli_outer_loop"	. 24
3.2. Document Summary for "Heli_outer_loop"	
3.3. System - Heli_outer_loop	
4. System Model Configuration	
5. Glossary	60
6. About this Report	
6.1. Report Overview	
6.2. Root System Description	
6.3. Subsystem Descriptions	
6.4. State Chart Descriptions	

List of Figures

0 4 TT_1:		1	•
z.1. Hen	outer	1000	 4

List of Tables

2.1	
2.2	2
2.3	3
2.4	3
2.5.	3
2.6.	3
2.7.	
2.8. "Demux1" Parameters	
2.9. "Gain" Parameters	
2.10. "Gain1" Parameters	
2.11. "Gain2" Parameters	
2.12. "Gain3" Parameters	
2.13. "Gain4" Parameters	
2.14. "Gain5" Parameters	
2.15. "Integrator" Parameters	
2.16. "Integrator1" Parameters	
2.17. "Integrator2" Parameters	
2.18. "phi_cmd" Parameters	
2.19. "Pilot_phi_cmd" Parameters	
2.20. "Pilot_r_cmd" Parameters	
2.21. "Pilot_theta_cmd" Parameters	. 12
2.22. "r_cmd" Parameters	. 12
2.23. "Saturation" Parameters	. 13
2.24. "Saturation1" Parameters	. 14
2.25. "Saturation2" Parameters	
2.26. "Scaling" Parameters	
2.27. "Scaling1" Parameters	
2.28. "Scaling2" Parameters	
2.29. "Selector" Parameters	
2.30. "Sum" Parameters	
2.31. "Sum1" Parameters	
2.32. "Sum2" Parameters	
2.33. "Sum3" Parameters	
2.34. "Sum4" Parameters	
2.35. "Sum5" Parameters	
2.36. "theta_cmd" Parameters	
2.37. "TypeConversion" Parameters	
2.38. "TypeConversion1" Parameters	. 22
2.39. "TypeConversion2" Parameters	. 23
2.40. "voted_fb" Parameters	. 23
3.1. Heli_outer_loop Version Information	. 24
3.2. Requirements documents linked in model	24
3.3. Blocks in "Heli_outer_loop" that have requirements	
4.1. Heli_outer_loop Configuration Set	31
4.2. Heli_outer_loop Configuration Set.Components(1)	31
4.3. Heli_outer_loop Configuration Set.Components(2)	
4.4. Heli_outer_loop Configuration Set.Components(3)	
4.5. Heli_outer_loop Configuration Set.Components(4)	
4.6. Heli_outer_loop Configuration Set.Components(5)	
4.7. Heli_outer_loop Configuration Set.Components(6)	
4.8. Heli_outer_loop Configuration Set.Components(7)	. 40

Heli_outer_loop

4.9. Heli_outer_loop Configuration Set.Components(8)	41
4.10. Heli_outer_loop Configuration Set.Components(9)	43
4.11. Heli_outer_loop Configuration Set.Components(10)	44
4.12. Heli_outer_loop Configuration Set.Components(11)	44
4.13. Heli_outer_loop Configuration Set.Components(8).CodeCoverageSettings	45
4.14. Heli_outer_loop Configuration Set.Components(8).Components(1)	45
4.15. Heli_outer_loop Configuration Set.Components(8).Components(2)	46
4.16. Heli_outer_loop Configuration Set.Components(8).Components(2).Replaceme-	
ntTypes	50
4.17. HDL Coder	50

Chapter 1. Model Version

Version: 1.33

Last modified: Fri May 31 12:14:35 2019


Checksum: 391550685 1418317888 1163151062 1638179027

Chapter 2. Root System

Table of Contents

2.1. Description	
2.2. Interface	4
2.2.1. Input Signals	. 2
2.2.2. Output Signals	
2.3. Blocks	
2.3.1. Parameters	
2.3.2. Block Execution Order	

Figure 2.1. Heli_outer_loop



2.1. Description

This model implements the outer loop control for a helicopter. Based on pilot inputs the outer loop control pitch attitude, roll attitude and yaw rate.

2.2. Interface

2.2.1. Input Signals

Table 2.1.

Description:

Data Type: int16

Width: 1

Dimensions: [11]

Table 2.2.

Description:

Data Type: int16

Width: 1

Dimensions: [1 1]

Table 2.3.

Description:
Data Type: int16

Width: 1

Dimensions: [11]

Table 2.4.

Description:

Data Type: double

Width: 5

Dimensions: [15]

2.2.2. Output Signals

Table 2.5.

Description:

Data Type: double

Width: 1

Dimensions: [11]

Table 2.6.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

Table 2.7.

Description:

Data Type: double

Width: 1

Dimensions: [1 1]

2.3. Blocks

2.3.1. Parameters

2.3.1.1. "Demux1" (Demux)

Table 2.8. "Demux1" Parameters

Parameter	Value
Number of outputs	3
Display option	bar
Bus selection mode	off

2.3.1.2. "Gain" (Gain)

Table 2.9. "Gain" Parameters

Parameter	Value
Gain	1.1
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.3. "Gain1" (Gain)

Table 2.10. "Gain1" Parameters

Parameter	Value
Gain	-0.0928
Multiplication	Element-wise(K.*u)
Parameter minimum	

Parameter	Value
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.4. "Gain2" (Gain)

Table 2.11. "Gain2" Parameters

Parameter	Value
Gain	2.2
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.5. "Gain3" (Gain)

Table 2.12. "Gain3" Parameters

Parameter	Value
Gain	-1.21
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.6. "Gain4" (Gain)

Table 2.13. "Gain4" Parameters

Parameter	Value
Gain	0.131
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor

Parameter	Value
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.7. "Gain5" (Gain)

Table 2.14. "Gain5" Parameters

Parameter	Value
Gain	-2.3
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.8. "Integrator" (DiscreteIntegrator)

Table 2.15. "Integrator" Parameters

Parameter	Value
Integrator method	Integration: Forward Euler
Gain value	1.0
External reset	none
Initial condition sou- rce	internal

Parameter	Value
Initial condition	0
Initial condition setting	Output
Sample time (-1 for inherited)	-1
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Limit output	on
Upper saturation limit	10
Lower saturation limit	-10
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
State name must resolve to Simulink signal object	off

2.3.1.9. "Integrator1" (DiscreteIntegrator)

Table 2.16. "Integrator1" Parameters

Parameter	Value
Integrator method	Integration: Forward Euler
Gain value	1.0
External reset	none
Initial condition sou- rce	internal
Initial condition	0
Initial condition setting	Output

Parameter	Value
Sample time (-1 for inherited)	-1
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Limit output	on
Upper saturation limit	10
Lower saturation li- mit	-10
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
State name must resolve to Simulink signal object	off

2.3.1.10. "Integrator2" (DiscreteIntegrator)

Table 2.17. "Integrator2" Parameters

Parameter	Value
Integrator method	Integration: Forward Euler
Gain value	1.0
External reset	none
Initial condition sou- rce	internal
Initial condition	0
Initial condition setting	Output
Sample time (-1 for inherited)	-1
Output minimum	О

Parameter	Value
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Limit output	on
Upper saturation limit	10
Lower saturation limit	-10
Show saturation port	off
Show state port	off
Ignore limit and reset when linearizing	off
State name must resolve to Simulink signal object	off

2.3.1.11. "phi_cmd" (Outport)

Table 2.18. "phi_cmd" Parameters

Parameter	Value
Port number	2
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1

Parameter	Value
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

2.3.1.12. "Pilot_phi_cmd" (Inport)

Table 2.19. "Pilot_phi_cmd" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.13. "Pilot_r_cmd" (Inport)

Table 2.20. "Pilot_r_cmd" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	1

Parameter	Value
Sample time (-1 for inherited)	0.01
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.14. "Pilot_theta_cmd" (Inport)

Table 2.21. "Pilot_theta_cmd" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	-32768
Maximum	32767
Data type	int16

2.3.1.15. "r_cmd" (Outport)

Table 2.22. "r_cmd" Parameters

Parameter	Value
Port number	3
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1

Parameter	Value
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

2.3.1.16. "Saturation" (Saturate)

Table 2.23. "Saturation" Parameters

Parameter	Value
Upper limit	30
Lower limit	-30
Treat as gain when li- nearizing	on
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Output minimum	
Output maximum	
Output data type	Inherit: Same as input
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor

2.3.1.17. "Saturation1" (Saturate)

Table 2.24. "Saturation1" Parameters

Parameter	Value
Upper limit	30
Lower limit	-30
Treat as gain when li- nearizing	on
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Output minimum	
Output maximum	
Output data type	Inherit: Same as input
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor

2.3.1.18. "Saturation2" (Saturate)

Table 2.25. "Saturation2" Parameters

Parameter	Value
Upper limit	30
Lower limit	-30
Treat as gain when li- nearizing	on
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Output minimum	
Output maximum	
Output data type	Inherit: Same as input
Lock output data ty- pe setting against changes by the fixe- d-point tools	off

Parameter	Value
Integer rounding mode	Floor

2.3.1.19. "Scaling" (Gain)

Table 2.26. "Scaling" Parameters

Parameter	Value
Gain	2*15/32767
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.20. "Scaling1" (Gain)

Table 2.27. "Scaling1" Parameters

Parameter	Value
Gain	2*15/32767
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule

Parameter	Value
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.21. "Scaling2" (Gain)

Table 2.28. "Scaling2" Parameters

Parameter	Value
Gain	3*5/32767
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.22. "Selector" (Selector)

Table 2.29. "Selector" Parameters

Parameter	Value
Number of input di- mensions	1

Parameter	Value
Index mode	One-based
Index Option	Index vector (dialog)
Index	[1 2 3]
Output Size	1
Input port size	5
Sample time (-1 for inherited)	-1
Index Option	Index vector (dialog)
Index	[1 2 3]
Output Size	1

2.3.1.23. "Sum" (Sum)

Table 2.30. "Sum" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	on
Accumulator data type	Inherit: Same as first input
Output minimum	
Output maximum	
Output data type	Inherit: Same as first input
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.24. "Sum1" (Sum)

Table 2.31. "Sum1" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	on
Accumulator data type	Inherit: Same as first input
Output minimum	
Output maximum	
Output data type	Inherit: Same as first input
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.25. "Sum2" (Sum)

Table 2.32. "Sum2" Parameters

Parameter	Value
Icon shape	round
List of signs	+-
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	on
Accumulator data type	Inherit: Same as first input
Output minimum	
Output maximum	
Output data type	Inherit: Same as first input

Parameter	Value
Lock data type settings against changes by the fixed-point tools	
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.26. "Sum3" (Sum)

Table 2.33. "Sum3" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.27. "Sum4" (Sum)

Table 2.34. "Sum4" Parameters

Parameter	Value
Icon shape	round

Parameter	Value
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.28. "Sum5" (Sum)

Table 2.35. "Sum5" Parameters

Parameter	Value
Icon shape	round
List of signs	++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off

Parameter	Value
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.29. "theta_cmd" (Outport)

Table 2.36. "theta_cmd" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0

Parameter	Value
Interpret vector parameters as 1-D	off

2.3.1.30. "TypeConversion" (DataTypeConversion)

Table 2.37. "TypeConversion" Parameters

Parameter	Value
Output minimum	
Output maximum	
Output data type	double
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Input and output to have equal	Real World Value (RWV)
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.31. "TypeConversion1" (DataTypeConversion)

Table 2.38. "TypeConversion1" Parameters

Parameter	Value
Output minimum	
Output maximum	
Output data type	double
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Input and output to have equal	Real World Value (RWV)
Integer rounding mode	Floor
Saturate on integer overflow	off

Parameter	Value
Sample time (-1 for inherited)	-1

2.3.1.32. "TypeConversion2" (DataTypeConversion)

Table 2.39. "TypeConversion2" Parameters

Parameter	Value
Output minimum	
Output maximum	
Output data type	double
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Input and output to have equal	Real World Value (RWV)
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.33. "voted_fb" (Inport)

Table 2.40. "voted_fb" Parameters

Parameter	Value
Port number	4
Port dimensions (-1 for inherited)	5
Sample time (-1 for inherited)	0.01
Minimum	-180
Maximum	180
Data type	double

2.3.2. Block Execution Order

 $"Heli_outer_loop" is a multitasking model. Block execution order is not available for multitasking models.\\$

Chapter 3. Requirements

Table of Contents

3.1. Model Information for "Heli_outer_loop"	24
3.2. Document Summary for "Heli_outer_loop"	
3.3. System - Heli outer loop	

3.1. Model Information for "Heli_outer_loop"

Table 3.1. Heli_outer_loop Version Information


ModelVer- sion	1.33	ConfigurationM- anager	N/A
Created	Thu Feb 05 10:23:37 2015	Creator	bpotter
LastModi- fiedDate	Fri May 31 12:14:35 2019	LastModifiedBy	bpotter

3.2. Document Summary for "Heli_outer_loo-p"

Table 3.2. Requirements documents linked in model

ID	Artifact names stored by RMI	Last modified	# li- nks
DO- C1	HelicopterSoftwareRequirements.slreqx [http://loc-alhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%22%22,%22Heli_out-er_loop%22]]		36

3.3. System - Heli_outer_loop



 $Show\ in\ Simulink\ [http://localhost:31415/matlab/feval/rmiobjnavigate?arguments=[\%22-Heli_outer_loop\%22,\%22\%22]]$

Table 3.3. Blocks in "Heli_outer_loop" that have requirements

Linked Object	Requ	irements Data	
Demux1 [http://localh- ost:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22Heli_outer- _loop%22,%22:3%22]]	е	HLR_10: AHRS Input Signal Proc- essing (HelicopterSoftwareRequi- rements#14)"	HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22Heli_outer_loop%22]]
Gain [http://localhost:3-1415/matlab/feval/rmi-objnavigate?argumen-ts=[%22Heli_outer_lo-op%22,%22:15%22]]	(]	HLR_6: Pitch Outer Loop Control HelicopterSoftwareRequiremen- s#10)"	HelicopterSoftwareRequirements.slreqx, at "10" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-0%22,%22Heli_outer_loop%22]]
Gain1 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:21%22]]	(]	HLR_7: Roll Outer Loop Control HelicopterSoftwareRequiremen- s#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Gain2 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:17%22]]	(]	HLR_6: Pitch Outer Loop Control HelicopterSoftwareRequiremen- s#10)"	HelicopterSoftwareRequirements.slreqx, at "10" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwar-

Linked Object	Rec	quirements Data	
			eRequirements.slreqx%22,%221- 0%22,%22Heli_outer_loop%22]]
Gain3 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:22%22]]	1.	"HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Gain4 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:26%22]]	1.	"HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
Gain5 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:27%22]]	1.	"HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
Integrator [http://local-host:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22Heli_out-er_loop%22,%22:14%2-2]]	1.	"HLR_6: Pitch Outer Loop Control (HelicopterSoftwareRequiremen- ts#10)"	HelicopterSoftwareRequirements.slreqx, at "10" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-0%22,%22Heli_outer_loop%22]]
Integrator1 [http://loca-lhost:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22Heli_out-er_loop%22,%22:20%2-2]]	1.	"HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Integrator2 [http://loca-lhost:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22Heli_out-er_loop%22,%22:25%2-2]]	1.	"HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
phi_cmd [http://localh- ost:31415/matlab/feva- l/rmiobjnavigate?argu-	1.	"HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigat-

Linked Object	Requirements Data	
ments=[%22Heli_outer- _loop%22,%22:8%22]]		e?arguments=[%22linktype_rmislreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Pilot_phi_cmd [http:-//localhost:31415/matl-ab/feval/rmiobjnaviga-te?arguments=[%22He-li_outer_loop%22,%22:-5%22]]	1. "HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	
	2. "HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequirements#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Pilot_r_cmd [http://loc- alhost:31415/matlab/fe- val/rmiobjnavigate?ar- guments=[%22Heli_ou- ter_loop%22,%22:6%2- 2]]	1. "HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	
	2. "HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequirements#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
Pilot_theta_cmd [http:-//localhost:31415/matl-ab/feval/rmiobjnaviga-te?arguments=[%22He-li_outer_loop%22,%22:-1%22]]	1. "HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	HelicopterSoftwareRequirements.slreqx, at "5" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%225-%22,%22Heli_outer_loop%22]]
	2. "HLR_6: Pitch Outer Loop Control (HelicopterSoftwareRequiremen- ts#10)"	HelicopterSoftwareRequirements.slreqx, at "10" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-0%22,%22Heli_outer_loop%22]]

Linked Object	Requirements Data		
r_cmd [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22Heli_outer- _loop%22,%22:9%22]]	1.	"HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
Saturation [http://local-host:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22Heli_out-er_loop%22,%22:18%2-2]]	1.	"HLR_6: Pitch Outer Loop Control (HelicopterSoftwareRequiremen- ts#10)"	HelicopterSoftwareRequirements.slreqx, at "10" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-0%22,%22Heli_outer_loop%22]]
Saturation1 [http://loc-alhost:31415/matlab/fe-val/rmiobjnavigate?ar-guments=[%22Heli_outer_loop%22,%22:23%-22]]	1.	"HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Saturation2 [http://loc- alhost:31415/matlab/fe- val/rmiobjnavigate?ar- guments=[%22Heli_ou- ter_loop%22,%22:28%- 22]]	1.	"HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
Scaling [http://localho- st:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22Heli_outer- _loop%22,%22:31%22]]	1.	"HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	
Scaling1 [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22Heli_outer_loop%22,%22:32%22]]	1.	"HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	HelicopterSoftwareRequirements.slreqx, at "5" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%225-%22,%22Heli_outer_loop%22]]
Scaling2 [http://localh- ost:31415/matlab/feva- l/rmiobjnavigate?argu- ments=[%22Heli_outer- _loop%22,%22:33%22]]	1.	"HLR_1: Pilot Input Signal Processing (HelicopterSoftwareRequirements#5)"	

Linked Object	Requirements Data	
		eRequirements.slreqx%22,%225- %22,%22Heli_outer_loop%22]]
Selector [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22Heli_outer_loop%22,%22:4%22]]	1. "HLR_10: AHRS Input Signal Processing (HelicopterSoftwareRequirements#14)"	
Sum [http://localhost:3-1415/matlab/feval/rmi-objnavigate?argumen-ts=[%22Heli_outer_lo-op%22,%22:10%22]]	1. "HLR_6: Pitch Outer Loop Control (HelicopterSoftwareRequiremen- ts#10)"	HelicopterSoftwareRequirements.slreqx, at "10" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-0%22,%22Heli_outer_loop%22]]
Sum1 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:11%22]]	1. "HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Sum2 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:12%22]]	1. "HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
Sum3 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:19%22]]	"HLR_6: Pitch Outer Loop Control (HelicopterSoftwareRequirements#10)"	
Sum4 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-nts=[%22Heli_outer_lo-op%22,%22:24%22]]	1. "HLR_7: Roll Outer Loop Control (HelicopterSoftwareRequiremen- ts#11)"	HelicopterSoftwareRequirements.slreqx, at "11" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-1%22,%22Heli_outer_loop%22]]
Sum5 [http://localhost:-31415/matlab/feval/rm-iobjnavigate?argume-	1. "HLR_8: Yaw Outer Loop Control (HelicopterSoftwareRequiremen- ts#12)"	HelicopterSoftwareRequirements.slreqx, at "12" [http://localhost:31415/matlab/feval/rmi.navigat-

Linked Object	Requirements Data	
nts=[%22Heli_outer_lo- op%22,%22:29%22]]		e?arguments=[%22linktype_rmislreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-2%22,%22Heli_outer_loop%22]]
theta_cmd [http://local-host:31415/matlab/fev-al/rmiobjnavigate?arg-uments=[%22Heli_out-er_loop%22,%22:2%22-l]		
TypeConversion [http://localhost:31415/matl-ab/feval/rmiobjnaviga-te?arguments=[%22He-li_outer_loop%22,%22:-34%22]]	ments#5)"	HelicopterSoftwareRequirements.slreqx, at "5" [http://localhost:-31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%225-%22,%22Heli_outer_loop%22]]
TypeConversion1 [http:://localhost:31415/matl-ab/feval/rmiobjnaviga-te?arguments=[%22He-li_outer_loop%22,%22:-35%22]]		
TypeConversion2 [http-://localhost:31415/matl-ab/feval/rmiobjnaviga-te?arguments=[%22He-li_outer_loop%22,%22:-36%22]]		
voted_fb [http://localhost:31415/matlab/feva-l/rmiobjnavigate?arguments=[%22Heli_outer_loop%22,%22:7%22]]		HelicopterSoftwareRequirements.slreqx, at "14" [http://localhost:31415/matlab/feval/rmi.navigate?arguments=[%22linktype_rmi_slreq%22,%22HelicopterSoftwareRequirements.slreqx%22,%221-4%22,%22Heli_outer_loop%22]]

Chapter 4. System Model Configuration

Source: Model

Source Name: Heli_outer_loop

Table 4.1. Heli_outer_loop Configuration Set

Property	Value
Description	
Components	[Heli_outer_loop Configuration Set.Components(1) [31], Heli_outer_loop Configuration Set.Components(2) [32], Heli_outer_loop Configuration Set.Components(3)-[33], Heli_outer_loop Configuration Set.Components(4) [35], Heli_outer_loop Configuration Set.Components(5) [38], Heli_outer_loop Configuration Set.Components(6) [39], Heli_outer_loop Configuration Set.Components(7) [40], Heli_outer_loop Configuration Set.Components(8)-[40], Heli_outer_loop Configuration Set.Components(9) [43], Heli_outer_loop Configuration Set.Components(10) [44], Heli_outer_loop Configuration Set.Components(11) [44]]
Name	Configuration
SimulationMode	normal
ConfigType	Model

Table 4.2. Heli_outer_loop Configuration Set.Components [31](1)

Property	Value
Name	Solver
Description	
Components	
StartTime	0.0
StopTime	10.0
AbsTol	auto
AutoScaleAbsTol	on
FixedStep	0.01
InitialStep	auto
MaxNumMinSteps	-1
MaxOrder	5

ZcThreshold	auto
ConsecutiveZCsStepRelTol	10*128*eps
MaxConsecutiveZCs	1000
ExtrapolationOrder	4
NumberNewtonIterations	1
MaxStep	auto
MinStep	auto
MaxConsecutiveMinStep	1
RelTol	1e-3
SolverMode	MultiTasking
EnableMultiTasking	on
EnableExplicitPartitioning	off
EnableConcurrentExecution	on
ConcurrentTasks	off
Solver	FixedStepDiscrete
SolverName	FixedStepDiscrete
SolverType	Fixed-step
SolverJacobianMethodControl	auto
ShapePreserveControl	DisableAll
ZeroCrossControl	UseLocalSettings
ZeroCrossAlgorithm	Nonadaptive
SolverResetMethod	Fast
PositivePriorityOrder	off
AutoInsertRateTranBlk	off
SampleTimeConstraint	Unconstrained
InsertRTBMode	Whenever possible
SampleTimeProperty	
DecoupledContinuousIntegration	off
MinimalZcImpactIntegration	off
SolverOrder	3

Table 4.3. Heli_outer_loop Configuration Set.Components [31](2)

Property	Value
Name	Data Import/Export
Description	
Components	
Decimation	1
ExternalInput	[t, u]
FinalStateName	xFinal

InitialState	xInitial
LimitDataPoints	on
MaxDataPoints	1000
LoadExternalInput	off
LoadInitialState	off
SaveFinalState	off
SaveCompleteFinalSimState	off
SaveOperatingPoint	off
SaveFormat	Array
SaveOutput	on
SaveState	off
SignalLogging	on
DSMLogging	on
InspectSignalLogs	off
SaveTime	on
ReturnWorkspaceOutputs	on
StateSaveName	xout
TimeSaveName	tout
OutputSaveName	yout
SignalLoggingName	logsout
DSMLoggingName	dsmout
OutputOption	RefineOutputTimes
OutputTimes	
ReturnWorkspaceOutputsName	out
Refine	1
LoggingToFile	off
DatasetSignalFormat	timeseries
LoggingFileName	out.mat
LoggingIntervals	[-inf, inf]

Table 4.4. Heli_outer_loop Configuration Set.Components [31](3)

Property	Value
Name	Optimization
Description	
Components	
BlockReduction	off
BooleanDataType	on
ConditionallyExecuteInputs	on
DefaultParameterBehavior	Inlined

InlineParams	on
UseDivisionForNetSlopeComputation	on
GainParamInheritBuiltInType	off
UseFloatMulNetSlope	off
DefaultUnderspecifiedDataType	double
UseSpecifiedMinMax	off
InlineInvariantSignals	off
OptimizeBlockIOStorage	on
BufferReuse	on
GlobalBufferReuse	on
GlobalVariableUsage	None
StrengthReduction	off
AdvancedOptControl	-SLCI
EnforceIntegerDowncast	on
ExpressionFolding	on
BooleansAsBitfields	off
BitfieldContainerType	uint_T
EnableMemcpy	on
MemcpyThreshold	64
PassReuseOutputArgsAs	Structure reference
PassReuseOutputArgsThreshold	12
FoldNonRolledExpr	on
LocalBlockOutputs	on
RollThreshold	5
StateBitsets	off
DataBitsets	off
ActiveStateOutputEnumStorageType	Native Integer
UseTempVars	off
ZeroExternalMemoryAtStartup	on
ZeroInternalMemoryAtStartup	on
InitFltsAndDblsToZero	on
NoFixptDivByZeroProtection	off
EfficientFloat2IntCast	on
EfficientMapNaN2IntZero	off
LifeSpan	inf
EvaledLifeSpan	Inf
MaxStackSize	inf
BufferReusableBoundary	on
SimCompilerOptimization	off

AccelVerboseBuild	off
OptimizeBlockOrder	off
OptimizeDataStoreBuffers	on
BusAssignmentInplaceUpdate	on
DifferentSizesBufferReuse	off
OptimizationLevel	level2
OptimizationPriority	Balanced
OptimizationCustomize	on
UseRowMajorAlgorithm	off
LabelGuidedReuse	off
MultiThreadedLoops	off
DenormalBehavior	GradualUnderflow

Table 4.5. Heli_outer_loop Configuration Set.Components [31](4)

Property	Value
Name	Diagnostics
Description	
Components	
RTPrefix	error
ConsistencyChecking	none
ArrayBoundsChecking	none
SignalInfNanChecking	error
StringTruncationChecking	error
SignalRangeChecking	error
ReadBeforeWriteMsg	EnableAllAsError
WriteAfterWriteMsg	EnableAllAsError
WriteAfterReadMsg	EnableAllAsError
AlgebraicLoopMsg	error
ArtificialAlgebraicLoopMsg	error
SaveWithDisabledLinksMsg	error
SaveWithParameterizedLinksMsg	error
CheckSSInitialOutputMsg	on
UnderspecifiedInitializationDetection	Simplified
MergeDetectMultiDrivingBlocksExec	error
CheckExecutionContextRuntimeOutputM-sg	off
SignalResolutionControl	UseLocalSettings
BlockPriorityViolationMsg	error
MinStepSizeMsg	warning

TimeAdjustmentMsg	none
MaxConsecutiveZCsMsg	error
MaskedZcDiagnostic	warning
IgnoredZcDiagnostic	warning
SolverPrmCheckMsg	error
InheritedTsInSrcMsg	error
MultiTaskDSMMsg	error
MultiTaskCondExecSysMsg	error
MultiTaskRateTransMsg	error
SingleTaskRateTransMsg	error
TasksWithSamePriorityMsg	error
SigSpecEnsureSampleTimeMsg	error
CheckMatrixSingularityMsg	error
IntegerOverflowMsg	error
Int32ToFloatConvMsg	warning
ParameterDowncastMsg	error
ParameterOverflowMsg	error
ParameterUnderflowMsg	error
ParameterPrecisionLossMsg	error
ParameterTunabilityLossMsg	error
FixptConstUnderflowMsg	none
FixptConstOverflowMsg	none
FixptConstPrecisionLossMsg	none
UnderSpecifiedDataTypeMsg	error
UnnecessaryDatatypeConvMsg	warning
VectorMatrixConversionMsg	error
FcnCallInpInsideContextMsg	error
SignalLabelMismatchMsg	error
UnconnectedInputMsg	error
UnconnectedOutputMsg	error
UnconnectedLineMsg	error
UseOnlyExistingSharedCode	error
SFcnCompatibilityMsg	error
FrameProcessingCompatibilityMsg	error
UniqueDataStoreMsg	error
BusObjectLabelMismatch	error
RootOutportRequireBusObject	error
AssertControl	DisableAll
Echo	

EnableOverflowDetection	off
AllowSymbolicDim	off
ModelReferenceIOMsg	error
ModelReferenceVersionMismatchMessage	none
ModelReferenceIOMismatchMessage	error
ModelReferenceCSMismatchMessage	none
ModelReferenceSimTargetVerbose	off
UnknownTsInhSupMsg	error
ModelReferenceDataLoggingMessage	error
ModelReferenceSymbolNameMessage	warning
ModelReferenceExtraNoncontSigs	error
StateNameClashWarn	warning
OperatingPointInterfaceChecksumMismat- chMsg	warning
NonCurrentReleaseOperatingPointMsg	error
PregeneratedLibrarySubsystemCodeDiagnostic	none
InitInArrayFormatMsg	warning
StrictBusMsg	ErrorOnBusTreatedAsVector
BusNameAdapt	WarnAndRepair
NonBusSignalsTreatedAsBus	error
SFUnusedDataAndEventsDiag	warning
SFUnexpectedBacktrackingDiag	error
SFInvalidInputDataAccessInChartInitDiag	error
SFNoUnconditionalDefaultTransitionDiag	error
SFTransitionOutsideNaturalParentDiag	error
SFUnconditionalTransitionShadowingDiag	error
SFUnreachableExecutionPathDiag	error
SFUndirectedBroadcastEventsDiag	error
SFTransitionActionBeforeConditionDiag	error
SFOutputUsedAsStateInMooreChartDiag	error
SFTemporalDelaySmallerThanSampleTimeDiag	warning
SFUnconditionalPathOutOfParentDiag	error
SFSelfTransitionDiag	warning
SFExecutionAtInitializationDiag	none
SFMachineParentedDataDiag	warning
SFUnreachableStateOrJunctionDiag	error
SFDanglingTransitionDiag	error
IntegerSaturationMsg	error

AllowedUnitSystems	all
UnitsInconsistencyMsg	warning
AllowAutomaticUnitConversions	on
RCSCRenamedMsg	warning
RCSCObservableMsg	warning
ForceCombineOutputUpdateInSim	off
UnderSpecifiedDimensionMsg	none
DebugExecutionForFMUViaOutOfProcess	off
ArithmeticOperatorsInVariantConditions	warning

Table 4.6. Heli_outer_loop Configuration Set.Components [31](5)

Property	Value
Name	Hardware Implementation
Description	
Components	
ProdBitPerChar	8
ProdBitPerShort	16
ProdBitPerInt	32
ProdBitPerLong	32
ProdBitPerLongLong	64
ProdBitPerFloat	32
ProdBitPerDouble	64
ProdBitPerPointer	32
ProdBitPerSizeT	32
ProdBitPerPtrDiffT	32
ProdLargestAtomicInteger	Char
ProdLargestAtomicFloat	Float
ProdIntDivRoundTo	Zero
ProdEndianess	LittleEndian
ProdWordSize	32
ProdShiftRightIntArith	on
ProdLongLongMode	off
ProdHWDeviceType	Intel->x86-32 (Windows32)
TargetBitPerChar	8
TargetBitPerShort	16
TargetBitPerInt	32
TargetBitPerLong	32
TargetBitPerLongLong	64
TargetBitPerFloat	32

TargetBitPerDouble	64
TargetBitPerPointer	32
TargetBitPerSizeT	32
TargetBitPerPtrDiffT	32
TargetLargestAtomicInteger	Char
TargetLargestAtomicFloat	None
TargetShiftRightIntArith	on
TargetLongLongMode	off
TargetIntDivRoundTo	Zero
TargetEndianess	Unspecified
TargetWordSize	32
TargetPreprocMaxBitsSint	32
TargetPreprocMaxBitsUint	32
TargetHWDeviceType	Specified
TargetUnknown	off
ProdEqTarget	on
UseEmbeddedCoderFeatures	on
UseSimulinkCoderFeatures	on
HardwareBoardFeatureSet	EmbeddedCoderHSP

Table 4.7. Heli_outer_loop Configuration Set.Components [31](6)

Property	Value
Name	Model Referencing
Description	
Components	
UpdateModelReferenceTargets	IfOutOfDateOrStructuralChange
SkipRefExpFcnMdlSchedulingOrderCheck	off
EnableRefExpFcnMdlSchedulingChecks	on
CheckModelReferenceTargetMessage	error
EnableParallelModelReferenceBuilds	off
ParallelModelReferenceErrorOnInvalidPo-ol	on
ParallelModelReferenceMATLABWorkerInit	None
ModelReferenceNumInstancesAllowed	Single
PropagateVarSize	Infer from blocks in model
ModelDependencies	
ModelReferencePassRootInputsByReference	on
ModelReferenceMinAlgLoopOccurrences	off

PropagateSignalLabelsOutOfModel	off	
SupportModelReferenceSimTargetCustom-Code	off	

Table 4.8. Heli_outer_loop Configuration Set.Components [31](7)

Property	Value
Name	Simulation Target
Description	
Components	
SimCustomSourceCode	
SimCustomHeaderCode	
SimCustomInitializer	
SimCustomTerminator	
SimReservedNameArray	
SimUserSources	
SimUserIncludeDirs	
SimUserLibraries	
SimUserDefines	
SFSimEnableDebug	off
SFSimOverflowDetection	on
SFSimEcho	on
SimBlas	on
SimCtrlC	on
SimExtrinsic	on
SimIntegrity	on
SimUseLocalCustomCode	off
SimParseCustomCode	on
SimAnalyzeCustomCode	off
SimBuildMode	sf_incremental_build
SimDataInitializer	
SimGenImportedTypeDefs	off
CompileTimeRecursionLimit	0
EnableRuntimeRecursion	off
MATLABDynamicMemAlloc	off
MATLABDynamicMemAllocThreshold	65536
CustomSymbolStrEMXArray	nothing
CustomSymbolStrEMXArrayFcn	nothing
CustomCodeFunctionArrayLayout	
DefaultCustomCodeFunctionArrayLayout	NotSpecified

Table 4.9. Heli_outer_loop Configuration Set.Components [31](8)

Property	Value
Name	Code Generation
SystemTargetFile	ert.tlc
HardwareBoard	None
ShowCustomHardwareApp	off
ShowEmbeddedHardwareApp	off
TLCOptions	
CodeGenDirectory	
GenCodeOnly	off
MakeCommand	make_rtw
GenerateMakefile	on
PackageGeneratedCodeAndArtifacts	off
PackageName	
TemplateMakefile	ert_default_tmf
PostCodeGenCommand	
Description	Embedded Coder
GenerateReport	on
SaveLog	off
RTWVerbose	on
RetainRTWFile	off
ProfileTLC	off
TLCDebug	off
TLCCoverage	off
TLCAssert	off
ProcessScriptMode	Default
ConfigurationMode	Optimized
ProcessScript	ert_make_rtw_hook
ConfigurationScript	
ConfigAtBuild	off
RTWUseLocalCustomCode	off
RTWUseSimCustomCode	off
CustomSourceCode	
CustomHeaderCode	
CustomInclude	
CustomSource	
CustomLibrary	
CustomDefine	
CustomBLASCallback	

CustomLAPACKCallback	
CustomFFTCallback	
CustomInitializer	
CustomTerminator	
Toolchain	Automatically locate an installed toolchain
BuildConfiguration	Faster Builds
CustomToolchainOptions	
IncludeHyperlinkInReport	on
LaunchReport	on
RecursionLimit	50
PortableWordSizes	on
GenerateErtSFunction	off
CreateSILPILBlock	None
CodeExecutionProfiling	off
CodeExecutionProfileVariable	executionProfile
CodeProfilingSaveOptions	SummaryOnly
CodeProfilingInstrumentation	off
CodeCoverageSettings	Heli_outer_loop Configuration Set.Components(8).CodeCoverageSettings [45]
SILDebugging	off
TargetLang	С
IncludeERTFirstTime	off
GenerateTraceInfo	on
GenerateTraceReport	on
GenerateTraceReportSl	on
GenerateTraceReportSf	on
GenerateTraceReportEml	on
GenerateCodeInfo	off
GenerateWebview	off
GenerateCodeMetricsReport	off
GenerateCodeReplacementReport	off
RTWCompilerOptimization	off
ObjectivePriorities	
RTWCustomCompilerOptimizations	
CheckMdlBeforeBuild	Off
CustomRebuildMode	OnUpdate
DataInitializer	
Components	[Heli_outer_loop Configuration Set.Components(8).Components(1) [45], Heli_oute-

r_loop Configuration Set.Components(8).Components(2) [46]]

Table 4.10. Heli_outer_loop Configuration Set.Components [31](9)

Property	Value
Description	Simulink Coverage Configuration Component
Components	
Name	Simulink Coverage
CovEnable	off
CovScope	EntireSystem
CovIncludeTopModel	on
RecordCoverage	off
CovPath	/
CovSaveName	covdata
CovCompData	
CovMetricSettings	dw
CovFilter	
CovHTMLOptions	
CovNameIncrementing	off
CovHtmlReporting	on
CovForceBlockReductionOff	on
CovEnableCumulative	on
CovSaveCumulativeToWorkspaceVar	on
CovSaveSingleToWorkspaceVar	on
CovCumulativeVarName	covCumulativeData
CovCumulativeReport	off
CovSaveOutputData	on
CovOutputDir	slcov_output/\$ModelName\$
CovDataFileName	\$ModelName\$_cvdata
CovShowResultsExplorer	on
CovReportOnPause	on
CovModelRefEnable	off
CovModelRefExcluded	
CovExternalEMLEnable	off
CovSFcnEnable	off
CovBoundaryAbsTol	1.0000e-05
CovBoundaryRelTol	0.0100
CovUseTimeInterval	off

CovStartTime	0
CovStopTime	0
CovMetricStructuralLevel	Decision
CovMetricLookupTable	off
CovMetricSignalRange	off
CovMetricSignalSize	off
CovMetricObjectiveConstraint	off
CovMetricSaturateOnIntegerOverflow	off
CovMetricRelationalBoundary	off
CovLogicBlockShortCircuit	off
CovUnsupportedBlockWarning	on
CovHighlightResults	on
CovMcdcMode	Masking

Table 4.11. Heli_outer_loop Configuration Set.Components [31](10)

Property	Value
Description	HDL Coder custom configuration component
Components	
Name	HDL Coder

Table 4.12. Heli_outer_loop Configuration Set.Components [31](11)

Property	Value
Description	Polyspace Custom Configuration Component
Components	
Name	Polyspace
PSVerificationMode	BugFinder
PSVerificationSettings	PrjConfig
PSCxxVerificationSettings	PrjConfig
PSOpenProjectManager	off
PSResultDir	BugFinder_results_\$ModelName\$
PSAddSuffixToResultDir	off
PSEnableAdditionalFileList	off
PSAdditionalFileList	
PSModelRefVerifDepth	Current model only
PSModelRefByModelRefVerif	off
PSInputRangeMode	DesignMinMax
PSParamRangeMode	None

PSOutputRangeMode	None
PSAutoStubLUT	off
PSCheckConfigBeforeAnalysis	OnWarn
PSEnablePrjConfigFile	off
PSPrjConfigFile	
PSAddToSimulinkProject	off

Table 4.13. Heli_outer_loop Set.Components(8) [40].CodeCoverageSettings

Set.Components(8).Components [42](1)

Property

TopModelCoverage

ReferencedModelCoverage

Configuration

CoverageTool	•	None	
Table	111	Hali outer loon	Configuration

Value

off

off

Property	Value
Name	Code Appearance
Description	
Components	
ForceParamTrailComments	on
GenerateComments	on
CommentStyle	Auto
IgnoreCustomStorageClasses	off
IgnoreTestpoints	off
IncHierarchyInIds	off
MaxIdLength	31
ShowEliminatedStatement	on
OperatorAnnotations	off
IncAutoGenComments	off
SimulinkDataObjDesc	off
SFDataObjDesc	off
MATLABFcnDesc	on
IncDataTypeInIds	off
PrefixModelToSubsysFcnNames	on
MangleLength	4
SharedChecksumLength	8
CustomSymbolStr	\$R\$N\$M
CustomSymbolStrGlobalVar	\$R\$N\$M

CustomSymbolStrType	\$N\$R\$M_T
CustomSymbolStrField	\$N\$M
CustomSymbolStrFcn	\$R\$N\$M\$F
CustomSymbolStrSimulinkFcn	\$R\$N
CustomSymbolStrFcnArg	rt\$I\$N\$M
CustomSymbolStrBlkIO	rtb_\$N\$M
CustomSymbolStrTmpVar	\$N\$M
CustomSymbolStrMacro	\$R\$N\$M
CustomSymbolStrUtil	\$N\$C
CustomSymbolStrEmxType	emxArray_\$M\$N
CustomSymbolStrEmxFcn	emx\$M\$N
CustomUserTokenString	
CustomCommentsFcn	
DefineNamingRule	None
DefineNamingFcn	
ParamNamingRule	None
ParamNamingFcn	
SignalNamingRule	None
SignalNamingFcn	
InsertBlockDesc	off
InsertPolySpaceComments	off
SimulinkBlockComments	on
BlockCommentType	BlockPathComment
StateflowObjectComments	on
MATLABSourceComments	off
EnableCustomComments	off
InternalIdentifier	Shortened
InlinedPrmAccess	Literals
ReqsInCode	on
UseSimReservedNames	off
ReservedNameArray	

Table 4.15. Heli_outer_loop Configuration Set.Components(8).Components [42](2)

Property	Value
Name	Target
Description	
Components	
IsERTTarget	on

TargetLibSuffix	
TargetPreCompLibLocation	
GenFloatMathFcnCalls	NOT IN USE
TargetLangStandard	C99 (ISO)
TargetFunctionLibrary	NOT IN USE
CodeReplacementLibrary	None
UtilityFuncGeneration	Shared location
MultiwordTypeDef	System defined
MultiwordLength	2048
DynamicStringBufferSize	256
GenerateFullHeader	on
InferredTypesCompatibility	off
ExistingSharedCode	
SharedCodeLocation	
GenerateSampleERTMain	on
GenerateTestInterfaces	off
ModelReferenceCompliant	on
ParMdlRefBuildCompliant	on
CompOptLevelCompliant	on
ConcurrentExecutionCompliant	on
IncludeMdlTerminateFcn	off
CombineOutputUpdateFcns	on
CombineSignalStateStructs	off
GroupInternalDataByFunction	off
SuppressErrorStatus	on
ERTFirstTimeCompliant	on
IncludeFileDelimiter	Auto
ERTCustomFileBanners	on
SupportAbsoluteTime	off
LogVarNameModifier	rt_
MatFileLogging	off
MultiInstanceERTCode	off
CodeInterfacePackaging	Nonreusable function
PurelyIntegerCode	off
SupportNonFinite	off
SupportComplex	on
SupportContinuousTime	off
SupportNonInlinedSFcns	off
RemoveDisableFunc	off

RemoveResetFunc	on
SupportVariableSizeSignals	off
ParenthesesLevel	Maximum
CastingMode	Standards
PreserveStateflowLocalDataDimensions	off
GenerateClassInterface	off
ModelStepFunctionPrototypeControlCompliant	on
CPPClassGenCompliant	on
GRTInterface	off
GenerateAllocFcn	off
UseToolchainInfoCompliant	on
GenerateSharedConstants	off
LUTObjectStructOrderExplicitValues	Size,Breakpoints,Table
LUTObjectStructOrderEvenSpacing	Size,Breakpoints,Table
ArrayLayout	Column-major
UnsupportedSFcnMsg	error
ERTHeaderFileRootName	\$R\$E
ERTSourceFileRootName	\$R\$E
ERTDataFileRootName	\$R_data
GenerateASAP2	off
DSAsUniqueAccess	off
ExtMode	off
ExtModeTransport	0
ExtModeStaticAlloc	off
ExtModeStaticAllocSize	1000000
ExtModeTesting	off
ExtModeMexFile	ext_comm
ExtModeMexArgs	
ExtModeIntrfLevel	Level1
TargetOS	BareBoardExample
MultiInstanceErrorCode	Error
RootIOFormat	Individual arguments
RTWCAPISignals	off
RTWCAPIParams	off
RTWCAPIStates	off
RTWCAPIRootIO	off
ERTSrcFileBannerTemplate	ert_code_template.cgt
ERTHdrFileBannerTemplate	ert_code_template.cgt

ERTDataHdrFileTemplate ert_code_template.cgt ERTCustomFileTemplate example_file_process.tlc EnableDataOwnership off SignalDisplayLevel 10 ParamTuneLevel 10 GlobalDataDefinition Auto DataDefinitionFile global.c GlobalDataReference Auto ERTFilePackagingFormat Compact RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveStaticInFcnDecls on PreserveStaticInFcnDecls off EnableSignedLeftShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off	ERTDataSrcFileTemplate	ert_code_template.cgt
EnableDataOwnership SignalDisplayLevel 10 ParamTuneLevel 10 GlobalDataDefinition Auto DataDefinitionFile GlobalDataReference ERTFilePackagingFormat RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition ConvertIfToSwitch PreserveExternInFcnDecls PreserveStaticInFcnDecls SuppressUnreachableDefaultCases EnableSignedRightShifts IndentStyle IndentStyle IndentStyle MaxLineWidth 00 10 00 Common on Common	ERTDataHdrFileTemplate	ert_code_template.cgt
SignalDisplayLevel 10 ParamTuneLevel 10 GlobalDataDefinition Auto DataDefinitionFile global.c GlobalDataReference Auto ERTFilePackagingFormat Compact RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off IndentStyle K&R IndentStyle Default MaxLineWidth 80	ERTCustomFileTemplate	example_file_process.tlc
ParamTuneLevel GlobalDataDefinition Auto DataDefinitionFile GlobalDataReference ERTFilePackagingFormat RateTransitionBlockCode DataReferenceFile DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition ConvertIfToSwitch PreserveExternInFcnDecls PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases EnableSignedLeftShifts IndentStyle IndentStyle MaxLineWidth 10 Auto Auto Bubbal.c Blobal.c Blo	EnableDataOwnership	off
GlobalDataDefinition DataDefinitionFile GlobalDataReference GlobalDataReference ERTFilePackagingFormat Compact RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition ConvertIfToSwitch PreserveExternInFcnDecls PreserveStaticInFcnDecls SuppressUnreachableDefaultCases EnableSignedLeftShifts Gff EnableSignedRightShifts IndentStyle IndentStyle MaxLineWidth Auto Auto global.c Auto Suppact RateTransitionFcnDecl Inline global.h On On On On FreserveExpressionOrder on On FreserveExpressionOrder on On ConvertIfToSwitch off FreserveExternInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts Off IndentStyle NewlineStyle NewlineStyle MaxLineWidth	SignalDisplayLevel	10
DataDefinitionFile global.c GlobalDataReference Auto ERTFilePackagingFormat Compact RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off IndentStyle K&R IndentStyle K&R IndentStyle Default MaxLineWidth 80	ParamTuneLevel	10
GlobalDataReference Auto ERTFilePackagingFormat Compact RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off IndentStyle K&R IndentStyle K&R IndentStyle Default MaxLineWidth 80	GlobalDataDefinition	Auto
ERTFilePackagingFormat RateTransitionBlockCode Inline DataReferenceFile preserveExpressionOrder PreserveIfCondition ConvertIfToSwitch PreserveExternInFcnDecls PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases EnableSignedLeftShifts EnableSignedRightShifts IndentStyle IndentStyle NewlineStyle MaxLineWidth Compact Inline Compact Inline Inline global.h on on on ff FreserveExternInFcnDecls on FreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts IndentStyle NewlineStyle NewlineStyle MaxLineWidth So Inline In	DataDefinitionFile	global.c
RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentStyle K&R NewlineStyle Default MaxLineWidth 80	GlobalDataReference	Auto
DataReferenceFileglobal.hPreserveExpressionOrderonPreserveIfConditiononConvertIfToSwitchoffPreserveExternInFcnDeclsonPreserveStaticInFcnDeclsonSuppressUnreachableDefaultCasesoffEnableSignedLeftShiftsoffEnableSignedRightShiftsoffIndentStyleK&RIndentSize2NewlineStyleDefaultMaxLineWidth80	ERTFilePackagingFormat	Compact
PreserveExpressionOrder PreserveIfCondition ConvertIfToSwitch PreserveExternInFcnDecls PreserveStaticInFcnDecls SuppressUnreachableDefaultCases EnableSignedLeftShifts EnableSignedRightShifts IndentStyle IndentSize NewlineStyle MaxLineWidth On On On Off On Off EnableSignedRightCases Off EnableSignedRightShifts Off Default MaxLineWidth	RateTransitionBlockCode	Inline
PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80	DataReferenceFile	global.h
ConvertIfToSwitchoffPreserveExternInFcnDeclsonPreserveStaticInFcnDeclsonSuppressUnreachableDefaultCasesoffEnableSignedLeftShiftsoffEnableSignedRightShiftsoffIndentStyleK&RIndentSize2NewlineStyleDefaultMaxLineWidth80	PreserveExpressionOrder	on
PreserveExternInFcnDeclsonPreserveStaticInFcnDeclsonSuppressUnreachableDefaultCasesoffEnableSignedLeftShiftsoffEnableSignedRightShiftsoffIndentStyleK&RIndentSize2NewlineStyleDefaultMaxLineWidth80	PreserveIfCondition	on
PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80	ConvertIfToSwitch	off
SuppressUnreachableDefaultCasesoffEnableSignedLeftShiftsoffEnableSignedRightShiftsoffIndentStyleK&RIndentSize2NewlineStyleDefaultMaxLineWidth80	PreserveExternInFcnDecls	on
EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80	PreserveStaticInFcnDecls	on
EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80	SuppressUnreachableDefaultCases	off
IndentStyleK&RIndentSize2NewlineStyleDefaultMaxLineWidth80	EnableSignedLeftShifts	off
IndentSize2NewlineStyleDefaultMaxLineWidth80	EnableSignedRightShifts	off
NewlineStyle Default MaxLineWidth 80	IndentStyle	K&R
MaxLineWidth 80	IndentSize	2
	NewlineStyle	Default
EnableUserReplacementTypes off	MaxLineWidth	80
	EnableUserReplacementTypes	off
ReplacementTypes Heli_outer_loop Configuration Set.Components(8).Components(2).ReplacementTypes [50]	ReplacementTypes	nents(8).Components(2).ReplacementType-
MaxIdInt64 MAX_int64_T	MaxIdInt64	MAX_int64_T
MinIdInt64 MIN_int64_T	MinIdInt64	MIN_int64_T
MaxIdUint64 MAX_uint64_T	MaxIdUint64	MAX_uint64_T
MaxIdInt32 MAX_int32_T	MaxIdInt32	MAX_int32_T
MinIdInt32 MIN_int32_T	MinIdInt32	MIN_int32_T
MaxIdUint32 MAX_uint32_T	MaxIdUint32	MAX_uint32_T
MaxIdInt16 MAX_int16_T	MaxIdInt16	MAX_int16_T
MinIdInt16 MIN_int16_T	MinIdInt16	MIN_int16_T
MaxIdUint16 MAX_uint16_T	MaxIdUint16	MAX_uint16_T
MaxIdInt8 MAX_int8_T	MaxIdInt8	MAX_int8_T
MinIdInt8 MIN_int8_T	MinIdInt8	MIN_int8_T

MaxIdUint8	MAX_uint8_T
BooleanTrueId	true
BooleanFalseId	false
TypeLimitIdReplacementHeaderFile	
MemSecPackage	None
MemSecDataConstants	Default
MemSecDataIO	Default
MemSecDataInternal	Default
MemSecDataParameters	Default
MemSecFuncInitTerm	Default
MemSecFuncExecute	Default
MemSecFuncSharedUtil	Default

Table 4.16. Heli_outer_loop Configuration Set.Components(8).Components(2) [46].ReplacementTypes

Field	Value
double	
single	
int32	
int16	
int8	
uint32	
uint16	
uint8	
boolean	
int	
uint	
char	
uint64	
int64	

Table 4.17. HDL Coder

Property	Value
HDLSubsystem	Heli_outer_loop
Workflow	Generic ASIC/FPGA
TargetPlatform	
ReferenceDesign	
ReferenceDesignPath	
CoeffPrefix	coeff

HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n	InputType	std_logic_vector
CoeffMultipliers ResetType Asynchronous FIRAdderStyle MultiplierInputPipeline O MultiplierOutputPipeline O FoldingFactor 1 NumMultipliers -1 OptimizeForHDL Off TimingControllerPostfix Lc OptimizeTimingController On TimingControllerArch CastBeforeSum On TCCounterLimitCompOp >= CheckHDL Off EnablePrefix ClockEnableInputPort ClockEnableOutputPort ClockEnableOutputPort ClockEnge ResetInputPort ClockEdge Rising ResetInputPort SimulatorFlags HDLCompileFilePostfix HDLCompileVHDLCmd PhDLCompileVHDLCmd Vom %8 %s\n HDLCompileVHDLCmd Vom %8 %s\n HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd Project addfile %s\n HDLSimProjectCmd Project addfile %s\n HDLSimProjectCmd Project Compileall\n	OutputType	Same as input type
ResetType Asynchronous FIRAdderStyle linear MultiplierInputPipeline 0 MultiplierOutputPipeline 0 FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfix _tc OptimizeFimingController on TimingControllerArch default CastBeforeSum on TCCounterLimitCompOp >= CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk_enable ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix _compile.do HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd viog %s %s\n HDLLOmpileVerilogTmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimProjectCmd project compileall\n	ScalarizePorts	off
FIRAdderStyle linear MultiplierInputPipeline 0 MultiplierOutputPipeline 0 FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfix _ tc OptimizeTimingController on TimingControllerArch default CastBeforeSum on TCCounterLimitCompOp >= CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk ClockEnableOutputPort clk ClockEnge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix _ compile.do HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vion %s %s\n HDLCompilePostfix _ map.txt HDLSimProjectFilePostfix _ jinit.do HDLSimProjectCmd project compileall\n HDLSimProjectCmd HDLSimProjectCmd project compileall\n	CoeffMultipliers	Multiplier
MultiplierInputPipeline MultiplierOutputPipeline FoldingFactor InumMultipliers -1 OptimizeForHDL TimingControllerPostfix OptimizeTimingController OptimizeTimingController OptimizeTimingController On TimingControllerArch CastBeforeSum On TCCounterLimitCompOp -= CheckHDL Off EnablePrefix enb ClockEnableInputPort ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileVHDLCmd HDLCompileVHDLCmd Voom %s %s\n EnableForGenerateLoops On HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimFilePostfix _sim.do HDLSimProjectCmd HDLSimProject	ResetType	Asynchronous
MultiplierOutputPipeline FoldingFactor 1 NumMultipliers -1 OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum on TCCounterLimitCompOp >= CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clck_enable ClockEdge Rising ResetInputPort SimulatorFlags HDLCompileFilePostfix HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerite CnableForestix Uog %s %s\n Uog %s %s\n Uog %s %s\n Uog Ms Ms\n Uog	FIRAdderStyle	linear
FoldingFactor NumMultipliers OptimizeForHDL Off TimingControllerPostfix _tc OptimizeTimingController on TimingControllerArch CastBeforeSum On TCCounterLimitCompOp CheckHDL EnablePrefix enb ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockInputPort ClockEdge Rising ResetInputPort SimulatorFlags HDLCompileFilePostfix HDLCompileVerrilogCmd HDLCompileVerilogCmd HDLCompileVeror EnableForGenerateLoops On HDLMapFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCrem HDLSimProjectTerm HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectTerm For Compileally For Compileally On HDLSimProjectCmd Project compileally Project compileally Project compileally Project compileally	MultiplierInputPipeline	0
NumMultipliers -1 OptimizeForHDL off TimingControllerPostfixtc OptimizeTimingController on TimingControllerArch default CastBeforeSum on TCCounterLimitCompOp >= CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort cc_out ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileVerrilogCmd vlog %s %s\n HDLCompileVerrilogCmd vcom %s %s\n HDLCompileVerrilogCmd vcom %s %s\n HDLCompileVerrilogCmd vcom %s %s\n HDLLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim-novopt %s.%s\n HDLSimProjectFilePostfixinit.do HDLSimProjectCmd project addfile %s\n HDLSimProjectCmd project compileal\n	MultiplierOutputPipeline	0
OptimizeForHDL TimingControllerPostfix OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController OptimizeTiming	FoldingFactor	1
TimingControllerPostfix OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController On OptimizeTimingController Opti	NumMultipliers	-1
OptimizeTimingController TimingControllerArch CastBeforeSum On TCCounterLimitCompOp >= CheckHDL Off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clck_enable ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileVerilogCmd HDLCompileVerlogCmd Voom %s %s\n HDLCompileVerlopSfix Lmap.txt HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jinit.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd Project addfile %s\n HDLSimProjectCmd Project compileall\n	OptimizeForHDL	off
TimingControllerArch CastBeforeSum TCCounterLimitCompOp CheckHDL EnablePrefix ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockInputPort ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jone Amp. Swin HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCompileInit HDLSimProjectCompileOnd HDLSimProjectCompileOnd HDLSimProjectCompileOnd HDLSimProjectCompileOnd HDLSimProjectCompileOnd HDLSimProjectCompileOnd HDLSimProjectCompileOnd HDLSimProjectCompileall\n	TimingControllerPostfix	_tc
CastBeforeSum TCCounterLimitCompOp CheckHDL EnablePrefix ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockInputPort ClockEdge Rising ResetInputPort SimulatorFlags HDLCompileFilePostfix HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerlogCmd HDLCompileVerlogSms HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix John Swin Init.do HDLSimProjectCmd HDLSimProjectCompileall\n	OptimizeTimingController	on
TCCounterLimitCompOp >= CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort clk ClockEnableOutputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfixcompile.do HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLCompileVerilogCmd vcom %s %s\n HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfixsim.do HDLSimProjectCmd project compileal\n	TimingControllerArch	default
CheckHDL off EnablePrefix enb ClockEnableInputPort clk_enable ClockEnableOutputPort ce_out ClockInputPort clk ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix _ compile.do HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVerilogCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _ map.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfix _ init.do HDLSimProjectCmd project addfile %s\n HDLSimProjectCmd HDLSimProjectCompileall\n	CastBeforeSum	on
EnablePrefix ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileInit HDLCompileVerilogCmd HDLCompileVHDLCmd EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix Jinit.do hDLSimProjectCmd HDLSimProjectCmd HDLSimProjectTerm enb clk_enable Rising reset Rising reset Rising reset Rising reset Rising reset Vompile.do Vib %s\n vompile.do Vib %s\n Vom %s\s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLSimCmd vsim -novopt %s.%s\n HDLSimProjectFilePostfix Jinit.do onbreak resume\nonerror resume\n HDLSimProjectCmd HDLSimProjectCmd project compileall\n	TCCounterLimitCompOp	>=
ClockEnableInputPort ClockEnableOutputPort ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix HDLCompileInit HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVerilogS HDLMapFilePostfix map.txt HDLMapSeparator HDLSimCmd HDLSimProjectFilePostfix sim.do HDLSimProjectCmd HDLSimProjectCmd Rising Ris	CheckHDL	off
ClockEnableOutputPort ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd HDLCompileVHDLCmd Voom %s %s\n HDLCompileVHDLCmd EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimFrilePostfix Linit.do HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectTerm HDLSimProjectTerm Project compileall\n	EnablePrefix	enb
ClockInputPort ClockEdge Rising ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd Vog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops On HDLMapFilePostfix HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Ljim.do HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCompileall\n	ClockEnableInputPort	clk_enable
ClockEdge ResetInputPort reset SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit Vlib %s\n HDLCompileTerm HDLCompileVerilogCmd Vlog %s %s\n HDLCompileVHDLCmd EnableForGenerateLoops HDLMapFilePostfix Lmap.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix Linit.do HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCompileall\n	ClockEnableOutputPort	ce_out
ResetInputPort SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVerilogCmd Vog %s %s\n HDLCompileVHDLCmd Vcom %s %s\n EnableForGenerateLoops On HDLMapFilePostfix HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimProjectFilePostfix Linit.do HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCemd HDLSimProjectCompileall\n	ClockInputPort	clk
SimulatorFlags HDLCompileFilePostfix Lcompile.do HDLCompileInit HDLCompileTerm HDLCompileVerilogCmd HDLCompileVHDLCmd EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd HDLSimFilePostfix Lsim.do HDLSimProjectFilePostfix HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectCmd HDLSimProjectComd	ClockEdge	Rising
HDLCompileFilePostfixcompile.do HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project compileall\n	ResetInputPort	reset
HDLCompileInit vlib %s\n HDLCompileTerm HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	SimulatorFlags	
HDLCompileTerm HDLCompileVerilogCmd Vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfix _map.txt HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix _init.do HDLSimProjectFilePostfix HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project compileall\n	HDLCompileFilePostfix	_compile.do
HDLCompileVerilogCmd vlog %s %s\n HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project compileall\n	HDLCompileInit	vlib %s\n
HDLCompileVHDLCmd vcom %s %s\n EnableForGenerateLoops on HDLMapFilePostfixmap.txt HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLCompileTerm	
EnableForGenerateLoops HDLMapFilePostfix HDLMapSeparator HDLSimCmd Vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do _init.do HDLSimProjectFilePostfix HDLSimInit HDLSimProjectCmd HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLCompileVerilogCmd	vlog %s %s∖n
HDLMapFilePostfixmap.txt HDLMapSeparator HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfixsim.do HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLCompileVHDLCmd	vcom %s %s\n
HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	EnableForGenerateLoops	on
HDLSimCmd vsim -novopt %s.%s\n HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLMapFilePostfix	_map.txt
HDLSimFilePostfix _sim.do HDLSimProjectFilePostfix _init.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLMapSeparator	
HDLSimProjectFilePostfixinit.do HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLSimCmd	vsim -novopt %s.%s\n
HDLSimInit onbreak resume\nonerror resume\n HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLSimFilePostfix	_sim.do
HDLSimProjectCmd project addfile %s\n HDLSimProjectTerm project compileall\n	HDLSimProjectFilePostfix	_init.do
HDLSimProjectTerm project compileall\n	HDLSimInit	onbreak resume\nonerror resume\n
, , , ,	HDLSimProjectCmd	project addfile %s\n
HDLSimProjectInit project new . %s work\n	HDLSimProjectTerm	project compileall\n
	HDLSimProjectInit	project new . %s work\n

HDLSimTerm	run -all\n
HDLSimViewWaveCmd	add wave sim:%s\n
HDLSynthTool	None
HDLSynthCmd	
HDLSynthFilePostfix	
HDLSynthInit	
HDLSynthLibCmd	
HDLSynthLibSpec	
HDLSynthTerm	
ReservedWordPostfix	_rsvd
BlockGenerateLabel	_gen
VHDLLibraryName	work
UseSingleLibrary	off
VHDLArchitectureName	rtl
ClockProcessPostfix	_process
ComplexImagPostfix	_im
ComplexRealPostfix	_re
EntityConflictPostfix	_block
InstancePrefix	u_
InstancePostfix	
InstanceGenerateLabel	_gen
OutputGenerateLabel	outputgen
PackagePostfix	_pkg
SplitEntityArch	off
SplitEntityFilePostfix	_entity
SplitArchFilePostfix	_arch
VectorPrefix	vector_of_
ClockInputs	Single
TriggerAsClock	off
ConditionalizePipeline	off
InferControlPorts	off
UseRisingEdge	off
TargetDirectory	hdlsrc
TargetSubdirectory	Model
EDAScriptGeneration	on
AddInputRegister	on
AddOutputRegister	on
AddPipelineRegisters	off
PipelinePostfix	_pipe

InputPort	filter_in
OutputPort	filter_out
FracDelayPort	filter_fd
Name	filter
RemoveResetFrom	None
ResetAssertedLevel	Active-high
ReuseAccum	off
ScaleWarnBits	3
SerialPartition	-1
DALUTPartition	-1
DARadix	2
CoefficientSource	Internal
CoefficientMemory	Registers
InputComplex	off
AddRatePort	off
InputDataType	
GenerateHDLCode	on
GenerateModel	on
GenerateTB	off
GenerateCEGenModel	off
ObfuscateGeneratedHDLCode	off
Traceability	off
ResourceReport	off
OptimizationReport	off
ErrorCheckReport	on
HDLGenerateWebview	off
IPCoreReport	off
Recommendations	off
RequirementComments	on
Backannotation	off
HierarchicalDistPipelining	off
PreserveDesignDelays	off
AcquireDesignDelaysForEMLOptimizations	off
ClockRatePipelining	on
CRPWithoutFlattening	on
UseCRPAlternativeStrategy	off
IncreaseCRPBudget	on
AdaptivePipelining	on

MinDelaysRequiredAtLocalMultirateOutput	1	
ClockRatePipelineOutputPorts	off	
CriticalPathEstimation	off	
StaticLatencyPathAnalysis	off	
optimizeserializer	on	
shareequalwl	on	
sharedmulsign	Signed	
MultiplierPromotionThreshold	0	
RoutingFudgeFactor	0.5000	
OptimizationCompatibilityCheck	off	
NumCriticalPathsEstimated	1	
CriticalPathEstimationFile	criticalPathEstimated	
SLPAFile	staticLatPathAnalysis	
SLPALoopsFile	staticLatLoops	
HardwarePipeliningCharacterizationFile		
HighlightFeedbackLoops	on	
HighlightFeedbackLoopsFile	highlightFeedbackLoop	
HighlightClockRatePipeliningDiagnostic	on	
HighlightClockRatePipeliningFile	highlightClockRatePipelining	
DistributedPipeliningBarriers	on	
DistributedPipeliningBarriersFile	highlightDistributedPipeliningBarriers	
BlocksWithNoCharacterizationFile	highlightCriticalPathEstimationOffending- Blocks	
AXIStreamingTransformFeatureControl	off	
SerializerRatioThreshold	8192	
RetimingCP	off	
RetimingCPFile	highlightRetimingCP	
ClearHighlightingFile	clearhighlighting	
FunctionallyEquivalentRetiming	on	
DistributedPipeliningPriority	Numerical Integrity	
RetimingDetails	on	
CriticalPathDetails	off	
SignalNamesMangling	off	
GuidedRetiming	off	
LatencyConstraint	0	
ReduceMatchingDelays	on	
OptimizationData		
CPGuidanceFile		

CPAnnotationFile	
HandleAtomicSubsystem	on
OptimizeMdlGen	on
MulticyclePathInfo	off
MulticyclePathConstraints	off
MpswArchCaseWhen	off
FloatingPointTargetConfiguration	
GenerateTargetComps	on
NativeFloatingPoint	off
FPToleranceValue	1.0000e-07
FPToleranceStrategy	DEFAULT
nfpLatency	DEFAULT
nfpDenormals	DEFAULT
sschdlMatrixVectorProductEarlyElaborate	off
sschdlMatrixProductSumCustomLatency	-1
AlteraBackwardIncompatibleSinCosPipeline	off
FamilyDevicePackageSpeed	
ToolName	
SynthesisToolChipFamily	
SynthesisToolDeviceName	
SynthesisToolPackageName	
SynthesisToolSpeedValue	
SynthesisTool	
SynthesisProjectAdditionalFiles	
SimulationLibPath	
XilinxSimulatorLibPath	
AdderSharingMinimumBitwidth	0
MultiplierSharingMinimumBitwidth	0
MultiplyAddSharingMinimumBitwidth	0
ShareAdders	off
ShareMultipliers	on
ShareMultiplyAdds	on
ShareMATLABBlocks	on
ShareAtomicSubsystems	on
ShareFloatingPointIPs	on
PipelinedSharing	on
OptimizeCRPSharingRegisters	on
ClockRatePipeliningBudgetCheck	off

EnableFPGAWorkflow	off
FPGAWorkflowParameters	
GainMultipliers	Multiplier
ProductOfElementsStyle	linear
UserComment	
CustomFileHeaderComment	
CustomFileFooterComment	
DateComment	on
SafeZeroConcat	on
SumOfElementsStyle	linear
TargetLanguage	VHDL
Oversampling	1
ClockRatePipeliningFraction	1
Verbosity	1
TestBenchName	filter_tb
MultifileTestBench	off
IgnoreDataChecking	0
TestBenchPostfix	_tb
TestBenchDataPostfix	_data
TestBenchStimulus	
TestBenchUserStimulus	
TestBenchFracDelayStimulus	
TestBenchCoeffStimulus	
TestBenchRateStimulus	
ForceClockEnable	on
MinimizeClockEnables	off
MinimizeGlobalResets	off
NoResetInitializationMode	InsideModule
NoResetInitScript	noresetinitscript.tcl
ComplexMulElaboration	MultiplyAddBlock
FlattenBus	off
TestBenchClockEnableDelay	1
ForceClock	on
ClockHighTime	5
ClockLowTime	5
HoldTime	2
InputDataInterval	0
ForceReset	on
ErrorMargin	4

HoldInputDataBetweenSamples	on
InitializeTestBenchInputs	off
ResetLength	2
TestBenchReferencePostFix	_ref
GenerateValidationModel	off
RAMMappingThreshold	256
MapPipelineDelaysToRAM	off
RemoveRedundantCounters	on
ReplaceUnitDelayWithIntegerDelay	on
ConcatenateDelays	on
MergeDelaysOnFanouts	on
FoldDelaysToConstant	on
RAMArchitecture	WithClockEnable
InlineMATLABBlockCode	off
InlineHDLCode	off
MaskParameterAsGeneric	off
FlattenSharedSubsystems	off
StringTypeSupport	off
DeleteUnusedPorts	on
BalanceDelays	on
TargetFrequency	0
ExtraEffortMargin	1
MaxOversampling	Inf
MaxComputationLatency	1
MultiplierPartitioningThreshold	Inf
TreatDelayBalancingFailureAs	Error
TransformDelaysWithControlLogic	on
TransformNonZeroInitValDelay	on
DelayElaborationLimit	20
GenerateCoSimBlock	off
HDLCodeCoverage	off
GenerateHDLTestBench	on
GenerateCoSimModel	None
GenerateSVDPITestBench	None
SimulationTool	Mentor Graphics Modelsim
CoSimModelSetup	CosimBlockAndDut
SynthesisOnDirective	
SynthesisOffDirective	
LoopUnrolling	off

InlineConfigurations	on
UseAggregatesForConst	off
UseVerilogTimescale	on
Timescale	`timescale 1 ns / 1 ns
VerilogFileExtension	.v
SystemVerilogFileExtension	.sv
VHDLFileExtension	.vhd
CodeGenerationOutput	GenerateHDLCode
GeneratedModelName	
GeneratedModelNamePrefix	gm_
ValidationModelNameSuffix	_vnl
UseDotLayout	off
ShowCodeGenPIR	off
SerializeModel	0
SerializeIO	0
AutoRoute	on
AutoPlace	on
InterBlkHorzScale	1.7000
InterBlkVertScale	1.2000
CustomDotPath	
HighlightAncestors	on
HighlightColor	cyan
InitializeBlockRAM	on
InitializeRealPort	off
MapVectorPortToStream	off
UseFileIOInTestBench	on
TurnkeyWorkflow	off
AlteraWorkflow	off
GenerateFILBlock	off
CoSimLibPostfix	_cosim
TestBenchInitializeInputs	off
MinimizeIntermediateSignals	off
GenerateCodeInfo	off
GatewayoutWithDTC	off
IncrementalCodeGenForTopModel	off
HDLWFSmartbuild	on
HDLCodingStandard	None
HDLCodingStandardCustomizations	
ReferenceDesignParameter	

System Model Configuration

HDLLintTool	None
HDLLintInit	
HDLLintTerm	
HDLLintCmd	
ModulePrefix	
DetectBlackBoxNameCollision	Warning
PIRTB	on
PIRTC	off
EmitNetlist	off
UsePipelinedToolboxFunctions	on
savepirtoscript	off
ConcatenateHDLModules	off
AMS	off
ML2PIR	off
OptimBetweenMATLABAndSimulink	off
EnableTestpoints	off
TraceabilityStyle	Line Level
TreatRealsInGeneratedCodeAs	Error
EnumEncodingScheme	default
BuildToProtectModel	off
OptimizeConstants	on
StreamingMatrix	off
HDLDTO	off

Chapter 5. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 6. About this Report

Table of Contents

6.1. Report Overview	6
6.2. Root System Description	6
6.3. Subsystem Descriptions	6
6.4. State Chart Descriptions	6

6.1. Report Overview

This report describes the design of the Heli_outer_loop system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

6.2. Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

6.3. Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- **Parameters.** Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

6.4. State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.