AHRS_voter Design Description bpotter

AHRS_voter: Design Description bpotter

Publication date 08-Apr-2019 08:55:58 Copyright © 2019

Table of Contents

1. Model Version	
2. Root System	
2.1. Description	
2.2. Interface	
2.2.1. Input Signals	
2.2.2. Output Signals	
2.3. Blocks	
2.3.1. Parameters	
2.3.2. Block Execution Order	
3. Subsystems	10
3.1. Avg_Value	10
3.1.1. Interface	10
3.1.2. Blocks	12
3.1.3. Block Execution Order	19
3.2. Mid_Value	19
3.2.1. Interface	19
3.2.2. Blocks	20
3.2.3. Block Execution Order	25
3.3. Single_Value	25
3.3.1. Interface	25
3.3.2. Blocks	27
3.3.3. Block Execution Order	33
4. System Design Variables	34
4.1. Design Variable Summary	
4.2. Design Variable Details	
5. Requirements	
5.1. Model Information for "AHRS_voter"	
5.2. Document Summary for "AHRS_voter"	
5.3. System - AHRS_voter	
5.4. System - Avg_Value	
5.5. System - Mid_Value	
5.6. System - Single_Value	
6. System Model Configuration	
7. Glossary	
8. About this Report	
8.1. Report Overview	
8.2. Root System Description	
8.3. Subsystem Descriptions	
8.4. State Chart Descriptions	

List of Figures

2.1. AHRS voter	. 2
3.1. AHRS_voter/Avg_Value	
3.2. AHRS_voter/Mid_Value	
3.3. AHRS voter/Single Value	25

List of Tables

2.1	2
2.2	3
2.3	3
2.4.	3
2.5. "AHRS1" Parameters	
2.6. "AHRS2" Parameters	
2.7. "AHRS3" Parameters	
2.8. "Bus Selector" Parameters	
2.9. "Bus Selector1" Parameters	
2.10. "Bus Selector2" Parameters	
2.11. "Constant" Parameters	
2.12. "MultiportSwitch" Parameters	
2.13. "Mux" Parameters	
2.14. "Mux1" Parameters	7
2.15. "Mux2" Parameters	8
2.16. "Sum" Parameters	
2.17. "voted fb" Parameters	
3.1	
3.2.	
3.3	
3.4	
3.5	
3.6	
3.7	12
3.8. "AHRS1" Parameters	12
3.9. "AHRS1 Valid" Parameters	12
3.10. "AHRS2" Parameters	13
3.11. "AHRS2 Valid" Parameters	
3.12. "AHRS3" Parameters	
3.13. "AHRS3_Valid" Parameters	
3.14. "Avg_Value" Parameters	
3.15. "Constant" Parameters	
3.16. "Gain" Parameters	
3.17. "Sum" Parameters	
3.18. "Switch" Parameters	
3.19. "Switch1" Parameters	17
3.20. "Switch2" Parameters	18
3.21	19
3.22.	20
3.23.	
3.24.	
3.25. "AHRS1" Parameters	
3.26. "AHRS1" Parameters	
3.27. "AHRS3" Parameters	
3.28. "Mid_Value" Parameters	
3.29. "MinMax" Parameters	
3.30. "MinMax1" Parameters	
3.31. "MinMax2" Parameters	23
3.32. "MinMax3" Parameters	24
3.33	25
3.34	

AHRS_voter

3.35	26
3.36	26
3.37	26
3.38	26
3.39	26
3.40. "AHRS1" Parameters	27
3.41. "AHRS1 Valid" Parameters	
3.42. "AHRS2" Parameters	
3.43. "AHRS2 Valid" Parameters	
3.44. "AHRS3" Parameters	
3.45. "AHRS3 Valid" Parameters	
3.46. "Constant" Parameters	
3.47. "Single_Value" Parameters	
3.48. "Sum" Parameters	
3.49. "Switch" Parameters	
3.50. "Switch1" Parameters	
3.51. "Switch2" Parameters	
4.1. Design Variables	
4.2. AHRS_Bus	
4.3. AHRS_Bus.Elements(1)	
4.4. AHRS_Bus.Elements(2)	
4.5. AHRS_Bus.Elements(3)	
4.6. AHRS_Bus.Elements(4)	
4.7. AHRS_Bus.Elements(5)	
4.8. AHRS_Bus.Elements(6)	
4.9. AHRS_Bus.Elements(7)	37
5.1. AHRS_voter Version Information	38
5.2. Requirements documents linked in model	38
5.3. Blocks in "AHRS_voter" that have requirements	39
5.4. AHRS_voter/Avg_Value Requirements	41
5.5. Blocks in "Avg_Value" that have requirements	
5.6. AHRS_voter/Mid_Value Requirements	43
5.7. Blocks in "Mid_Value" that have requirements	
5.8. AHRS_voter/Single_Value Requirements	45
5.9. Blocks in "Single_Value" that have requirements	45
6.1. AHRS_voter Configuration Set	47
6.2. AHRS_voter Configuration Set.Components(1)	
6.3. AHRS_voter Configuration Set.Components(2)	
6.4. AHRS_voter Configuration Set.Components(3)	
6.5. AHRS_voter Configuration Set.Components(4)	
6.6. AHRS_voter Configuration Set.Components(5)	
6.7. AHRS_voter Configuration Set.Components(6)	
6.8. AHRS_voter Configuration Set.Components(7)	50
6.9. AHRS_voter Configuration Set.Components(8)	
6.10. AHRS_voter Configuration Set.Components(9)	
6.11. AHRS_voter Configuration Set.Components(10)	60
6.12. AHRS_voter Configuration Set.Components(11)	60
6.13. AHRS_voter Configuration Set.Components(12)	
6.14. AHRS_voter Configuration Set.Components(8).CodeCoverageSettings	
6.15. AHRS_voter Configuration Set.Components(8).Components(1)	
6.16. AHRS_voter Configuration Set.Components(8).Components(2)	64
6.17. AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTy-	
pes	68
6.18. HDL Coder	68

Chapter 1. Model Version

Version: 1.63

Last modified: Mon Apr 08 08:26:02 2019


Checksum: 3794749288 2316890034 1720457738 539016420

Chapter 2. Root System

Table of Contents

Description	2
	Description

Figure 2.1. AHRS_voter



2.1. Description

This model implements a voting algorithm for three AHRS. Depending on the number of valid AHRS, the system will provide a mid value, an average value or a single value.

2.2. Interface

2.2.1. Input Signals

Table 2.1.

Description:

Data Type: AHRS_Bus

Width: 1

Dimensions: [1 1]

Table 2.2.

Description:

Data Type: AHRS_Bus

Width: 1

Dimensions: [11]

Table 2.3.

Description:

Data Type: AHRS_Bus

Width: 1

Dimensions: [11]

2.2.2. Output Signals

Table 2.4.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

2.3. Blocks

2.3.1. Parameters

2.3.1.1. "AHRS1" (Inport)

Table 2.5. "AHRS1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	
Maximum	
Data type	Bus: AHRS_Bus

2.3.1.2. "AHRS2" (Inport)

Table 2.6. "AHRS2" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	
Maximum	
Data type	Bus: AHRS_Bus

2.3.1.3. "AHRS3" (Inport)

Table 2.7. "AHRS3" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	0.01
Minimum	
Maximum	
Data type	Bus: AHRS_Bus

2.3.1.4. "Bus Selector" (BusSelector)

Table 2.8. "Bus Selector" Parameters

Parameter	Value
Output signals	theta,phi,r,q,p,valid
Output as virtual bus	off
	theta phi psi q p r

Parameter	Value
	valid

Output Hierarchy:

- 1. Bus Selector
 - 1. <theta>
 - 2. <phi>
 - 3. <r>
 - 4. <q>
 - 5.
 - 6. <valid>

2.3.1.5. "Bus Selector1" (BusSelector)

Table 2.9. "Bus Selector1" Parameters

Parameter	Value
Output signals	theta,phi,r,q,p,valid
Output as virtual bus	off
	theta phi psi q p r valid

Output Hierarchy:

- 1. Bus Selector1
 - 1. <theta>
 - 2. <phi>
 - 3. <r>
 - 4. <q>
 - 5.
 - 6. <valid>

2.3.1.6. "Bus Selector2" (BusSelector)

Table 2.10. "Bus Selector2" Parameters

Parameter	Value
Output signals	theta,phi,r,q,p,valid
Output as virtual bus	off
	theta phi

Parameter	Value	
	psi	
	q	
	p	
	r	
	valid	

Output Hierarchy:

- 1. Bus Selector2
 - 1. <theta>
 - 2. <phi>
 - 3. <r>
 - 4. <q>
 - 5.
 - 6. <valid>

2.3.1.7. "Constant" (Constant)

Table 2.11. "Constant" Parameters

Parameter	Value
Constant value	[0 0 0 0 0]
Interpret vector par- ameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

2.3.1.8. "MultiportSwitch" (MultiPortSwitch)

Table 2.12. "MultiportSwitch" Parameters

Parameter	Value
Data port order	Zero-based contiguous
Number of data ports	4
Data port indices (e.g. {1,[2,3]})	{1,2,3}

Parameter	Value
Data port for default case	Last data port
Diagnostic for default case	None
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off

2.3.1.9. "Mux" (Mux)

Table 2.13. "Mux" Parameters

Parameter	Value
Number of inputs	5
Display option	bar

2.3.1.10. "Mux1" (Mux)

Table 2.14. "Mux1" Parameters

Parameter	Value
Number of inputs	5
Display option	bar

2.3.1.11. "Mux2" (Mux)

Table 2.15. "Mux2" Parameters

Parameter	Value
Number of inputs	5
Display option	bar

2.3.1.12. "Sum" (Sum)

Table 2.16. "Sum" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data ty- pe	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	uint32
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

2.3.1.13. "voted_fb" (Outport)

Table 2.17. "voted_fb" Parameters

Parameter	Value
Port number	1
Icon display	Port number

Parameter	Value
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector par- ameters as 1-D	off

2.3.2. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

Chapter 3. Subsystems


Table of Contents

10
10
12
19
19
19
20
25
25
25
27
33

3.1. Avg_Value

Checksum: 1073704708 100557078 1760555440 2759821664

Figure 3.1. AHRS_voter/Avg_Value



3.1.1. Interface

3.1.1.1. Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.1.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.2.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.3.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.4.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.5.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.6.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

3.1.1.2. Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.7.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

3.1.2. Blocks

3.1.2.1. Parameters

3.1.2.1.1. "AHRS1" (Inport)

Table 3.8. "AHRS1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.1.2.1.2. "AHRS1_Valid" (Inport)

Table 3.9. "AHRS1_Valid" Parameters

Parameter	Value
Port number	4
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	boolean

3.1.2.1.3. "AHRS2" (Inport)

Table 3.10. "AHRS2" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.1.2.1.4. "AHRS2_Valid" (Inport)

Table 3.11. "AHRS2_Valid" Parameters

Parameter	Value
Port number	5
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	boolean

3.1.2.1.5. "AHRS3" (Inport)

Table 3.12. "AHRS3" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	

Parameter	Value
Data type	Inherit: auto

3.1.2.1.6. "AHRS3_Valid" (Inport)

Table 3.13. "AHRS3_Valid" Parameters

Parameter	Value
Port number	6
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	boolean

3.1.2.1.7. "Avg_Value" (Outport)

Table 3.14. "Avg_Value" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1

Parameter	Value
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

3.1.2.1.8. "Constant" (Constant)

Table 3.15. "Constant" Parameters

Parameter	Value
Constant value	[0 0 0 0 0]
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

3.1.2.1.9. "Gain" (Gain)

Table 3.16. "Gain" Parameters

Parameter	Value
Gain	1/2

Parameter	Value
Multiplication	Element-wise(K.*u)
Parameter minimum	
Parameter maximum	
Parameter data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.1.2.1.10. "Sum" (Sum)

Table 3.17. "Sum" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off

Parameter	Value
Sample time (-1 for inherited)	-1

3.1.2.1.11. "Switch" (Switch)

Table 3.18. "Switch" Parameters

Parameter	Value
Criteria for passing first input	u2 ~= 0
Threshold	0
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off

3.1.2.1.12. "Switch1" (Switch)

Table 3.19. "Switch1" Parameters

Parameter	Value
Criteria for passing first input	u2 ~= 0
Threshold	0

Parameter	Value
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off

3.1.2.1.13. "Switch2" (Switch)

Table 3.20. "Switch2" Parameters

Parameter	Value
Criteria for passing first input	u2 ~= 0
Threshold	0
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor

Parameter	Value
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off


3.1.3. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

3.2. Mid_Value

Checksum: 2144269837 3830887543 3329106856 1242135425

Figure 3.2. AHRS_voter/Mid_Value



3.2.1. Interface

3.2.1.1. Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.21.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.22.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

Table 3.23.

Description:

Data Type: double

Width: 5

Dimensions: [15]

3.2.1.2. Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.24.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

3.2.2. Blocks

3.2.2.1. Parameters

3.2.2.1.1. "AHRS1" (Inport)

Table 3.25. "AHRS1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.2.2.1.2. "AHRS2" (Inport)

Table 3.26. "AHRS2" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.2.2.1.3. "AHRS3" (Inport)

Table 3.27. "AHRS3" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.2.2.1.4. "Mid_Value" (Outport)

Table 3.28. "Mid_Value" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off

Parameter	Value
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector par- ameters as 1-D	off

3.2.2.1.5. "MinMax" (MinMax)

Table 3.29. "MinMax" Parameters

Parameter	Value
Function	min
Number of input ports	2
Require all inputs to have the same data type	off
Output minimum	О
Output maximum	0
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off

Parameter	Value
Integer rounding mode	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1

3.2.2.1.6. "MinMax1" (MinMax)

Table 3.30. "MinMax1" Parameters

Parameter	Value
Function	min
Number of input ports	2
Require all inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1

3.2.2.1.7. "MinMax2" (MinMax)

Table 3.31. "MinMax2" Parameters

Parameter	Value
Function	min

Parameter	Value
Number of input ports	2
Require all inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mo- de	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1

3.2.2.1.8. "MinMax3" (MinMax)

Table 3.32. "MinMax3" Parameters

Parameter	Value
Function	max
Number of input ports	3
Require all inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off

Parameter	Value
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1


3.2.3. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

3.3. Single_Value

Checksum: 3007407533 1315375914 56933924 345820004

Figure 3.3. AHRS_voter/Single_Value



3.3.1. Interface

3.3.1.1. Input Signals

The following tables describe external signals used to compute the subsystem's inputs. The name of the input signal is the name of the input port that accepts the signal. The number in angle brackets is the number of the input port. A dimension of [1 1] indicates a scalar signal.

Table 3.33.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.34.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.35.

Description:

Data Type: double

Width: 5

Dimensions: [1 5]

Table 3.36.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

Table 3.37.

Description:

Data Type: double

Width: 5

Dimensions: [15]

Table 3.38.

Description:

Data Type: boolean

Width: 1

Dimensions: [11]

3.3.1.2. Output Signals

The following tables describe the signals output by this system. The name of the output signal is the name of the signal's parent block, i.e., the block that computes the signal. The number in angle brackets is the number of the port that emits the signal.

Table 3.39.

Description:

Data Type: double

Width: 5

Dimensions: [15]

3.3.2. Blocks

3.3.2.1. Parameters

3.3.2.1.1. "AHRS1" (Inport)

Table 3.40. "AHRS1" Parameters

Parameter	Value
Port number	1
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.3.2.1.2. "AHRS1_Valid" (Inport)

Table 3.41. "AHRS1_Valid" Parameters

Parameter	Value
Port number	4
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	boolean

3.3.2.1.3. "AHRS2" (Inport)

Table 3.42. "AHRS2" Parameters

Parameter	Value
Port number	2
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1

Parameter	Value	
Minimum		
Maximum		
Data type	Inherit: auto	

3.3.2.1.4. "AHRS2_Valid" (Inport)

Table 3.43. "AHRS2_Valid" Parameters

Parameter	Value
Port number	5
Port dimensions (-1 for inherited)	1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	П
Data type	boolean

3.3.2.1.5. "AHRS3" (Inport)

Table 3.44. "AHRS3" Parameters

Parameter	Value
Port number	3
Port dimensions (-1 for inherited)	-1
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	Inherit: auto

3.3.2.1.6. "AHRS3_Valid" (Inport)

Table 3.45. "AHRS3_Valid" Parameters

Parameter	Value
Port number	6
Port dimensions (-1 for inherited)	1

Parameter	Value
Sample time (-1 for inherited)	-1
Minimum	
Maximum	
Data type	boolean

3.3.2.1.7. "Constant" (Constant)

Table 3.46. "Constant" Parameters

Parameter	Value
Constant value	[0 0 0 0 0]
Interpret vector parameters as 1-D	on
Output minimum	
Output maximum	
Output data type	Inherit: Inherit from 'Constant value'
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Sample time	inf
Frame period	inf

3.3.2.1.8. "Single_Value" (Outport)

Table 3.47. "Single_Value" Parameters

Parameter	Value
Port number	1
Icon display	Port number
Minimum	
Maximum	
Data type	Inherit: auto
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Output as nonvirtual bus in parent model	off
Unit (e.g., m, m/s^2, N*m)	inherit

Parameter	Value
Port dimensions (-1 for inherited)	-1
Variable-size signal	Inherit
Sample time (-1 for inherited)	-1
Ensure outport is virtual	off
Source of initial output value	Dialog
Output when disabled	held
Initial output	
MustResolveToSigna- lObject	off
Specify output when source is unconnected	off
Constant value	0
Interpret vector parameters as 1-D	off

3.3.2.1.9. "Sum" (Sum)

Table 3.48. "Sum" Parameters

Parameter	Value
Icon shape	rectangular
List of signs	+++
Sum over	All dimensions
Dimension	1
Require all inputs to have the same data type	off
Accumulator data type	Inherit: Inherit via internal rule
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock data type settings against changes by the fixed-point tools	off
Integer rounding mode	Floor

Parameter	Value
Saturate on integer overflow	off
Sample time (-1 for inherited)	-1

3.3.2.1.10. "Switch" (Switch)

Table 3.49. "Switch" Parameters

Parameter	Value
Criteria for passing first input	u2 ~= 0
Threshold	0
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off

3.3.2.1.11. "Switch1" (Switch)

Table 3.50. "Switch1" Parameters

Parameter	Value
Criteria for passing first input	u2 ~= 0

Parameter	Value
Threshold	0
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off

3.3.2.1.12. "Switch2" (Switch)

Table 3.51. "Switch2" Parameters

Parameter	Value
Criteria for passing first input	u2 ~= 0
Threshold	0
Require all data port inputs to have the same data type	off
Output minimum	
Output maximum	
Output data type	Inherit: Inherit via internal rule
Lock output data ty- pe setting against changes by the fixe- d-point tools	off
Integer rounding mode	Floor

Parameter	Value
Saturate on integer overflow	off
Enable zero-crossing detection	on
Sample time (-1 for inherited)	-1
Allow different data input sizes (Results in variable-size output signal)	off

3.3.3. Block Execution Order

"AHRS_voter" is a multitasking model. Block execution order is not available for multitasking models.

Chapter 4. System Design Variables

Table of Contents

4.1. Design Variable Summary	34
4.2. Design Variable Details	. 34

4.1. Design Variable Summary

Table 4.1. Design Variables

Variable Name	Parent Blocks	Size	Bytes	Class	Value
AHRS_B-	AHRS1 [3]	1x1	686	Simulink-	< Simulink.Bus>
us	AHRS2 [4]			.Bus	
	AHRS3 [4]				

4.2. Design Variable Details

Table 4.2. AHRS_Bus

Property	Value
Alignment	-1
Elements	[AHRS_Bus.Elements(1) [34], AHRS_Bus.Elements(2) [35], AHRS_Bus.Elements-(3) [35], AHRS_Bus.Elements(4) [35], AHRS_Bus.Elements(5) [36], AHRS_Bus.Elements(6) [36], AHRS_Bus.Elements(7) [36]]
Description	
DataScope	Auto
HeaderFile	

Table 4.3. AHRS_Bus.Elements [34](1)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Pitch angle

Unit	deg
Name	theta
DataType	double
Complexity	real
Dimensions	1

Table 4.4. AHRS_Bus.Elements [34](2)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Roll angle
Unit	deg
Name	phi
DataType	double
Complexity	real
Dimensions	1

Table 4.5. AHRS_Bus.Elements [34](3)

Property	Value
Min	0
Max	360
DimensionsMode	Fixed
SampleTime	-1
Description	Heading angle
Unit	deg
Name	psi
DataType	double
Complexity	real
Dimensions	1

Table 4.6. AHRS_Bus.Elements [34](4)

Property	Value
Min	-180

Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Pitch rate
Unit	deg/sec
Name	q
DataType	double
Complexity	real
Dimensions	1

Table 4.7. AHRS_Bus.Elements [34](5)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Roll rate
Unit	deg/sec
Name	p
DataType	double
Complexity	real
Dimensions	1

Table 4.8. AHRS_Bus.Elements [34](6)

Property	Value
Min	-180
Max	180
DimensionsMode	Fixed
SampleTime	-1
Description	Yaw rate
Unit	deg/sec
Name	r
DataType	double
Complexity	real
Dimensions	1

Table 4.9. AHRS_Bus.Elements [34](7)

Property	Value
Min	0
Max	1
DimensionsMode	Fixed
SampleTime	-1
Description	
Unit	
Name	valid
DataType	boolean
Complexity	real
Dimensions	1

Used by Blocks:

- AHRS_voter/AHRS1 [3]
- AHRS_voter/AHRS2 [4]
- AHRS_voter/AHRS3 [4]

Resolved in: data dictionary (HeliSystemDD.sldd)

Chapter 5. Requirements

Table of Contents

5.1. Model Information for "AHRS voter"	38
5.2. Document Summary for "AHRS_voter"	38
5.3. System - AHRS voter	
5.4. System - Avg_Value	
5.5. System - Mid_Value	
5.6. System - Single Value	

5.1. Model Information for "AHRS_voter"

Table 5.1. AHRS_voter Version Information

ModelVer- sion	1.63	ConfigurationM- anager	N/A
Created	Mon Mar 30 13:05:51 20- 15	Creator	bpotter
LastModi- fiedDate	Mon Apr 08 08:26:02 2019	LastModifiedBy	bpotter


5.2. Document Summary for "AHRS_voter"

Table 5.2. Requirements documents linked in model

II)	Artifact names stored by RMI	Last modified	# li- nks
D(C1		HelicopterSoftwareRequirements.slreqx [matlab:slreq.open('HelicopterSoftwareRequirements.slreqx'-);]		47

_

5.3. System - AHRS_voter




Show in Simulink [matlab:rmiobjnavigate('AHRS_voter',");]

Table 5.3. Blocks in "AHRS_voter" that have requirements

Linked Object	Requirements Data	
AHRS1 [matlab:rmiobj-navigate('AHRS_voter',-':1');]	11 1121 20 111110 1110 1110 1110 1110 1	'-)-
AHRS2 [matlab:rmiobj-navigate('AHRS_voter',-':3');]	11 1121 20 111110 1110 1110 1110 1110 1	'-)-
AHRS3 [matlab:rmiobj-navigate('AHRS_voter',-':4');]	11 IIII 101 IIII 1100 III III	'-)-
MultiportSwitch [matl-ab:rmiobjnavigate('AH-RS_voter',':49');]	1. "HLR_9 : AHRS Validity Check (HelicopterSoftwareRequirements s.slreqx, at "13" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','13','')]	'-)-

Linked Object Requirements		quirements Data	
	2.	"HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirement- s.slreqx, at "15" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','15',")]
	3.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16',")]
	4.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequirements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17',")]
Sum [matlab:rmiobjna-vigate('AHRS_voter',':5-0');]	1.	"HLR_9 : AHRS Validity Check (HelicopterSoftwareRequirements#-13)"	
<pre>voted_fb [matlab:rmio- bjnavigate('AHRS_vote- r',':2');]</pre>	1.	"HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirement- s.slreqx, at "15" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','15',")]
	2.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirements.slreqx, at "16" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreq-x','16',")]
	3.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17',")]

5.4. System - Avg_Value



Show in Simulink [matlab:rmiobjnavigate('AHRS_voter',':17');]

Table 5.4. AHRS_voter/Avg_Value Requirements

Li-	Link Description	Link Target (document name and location
n- k#		ID)
Nπ		
1.	"HLR_12: AHRS Voting for Dual Sensors (Heli-	HelicopterSoftwareRequirements.slreqx, at
	copterSoftwareRequirements#16)"	"16" [matlab:rmi.navigate('linktype_rmi_slre-
		g','HelicopterSoftwareRequirements.slregx','-
		16',")]


Table 5.5. Blocks in "Avg_Value" that have requirements

Linked Object	Requirements Data	
AHRS1 [matlab:rmiobj-navigate('AHRS_voter',-':18');]	1. "HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16','')]
AHRS1_Valid [matlab:r-miobjnavigate('AHRSvoter',':26');]	1. "HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16','')]
AHRS2 [matlab:rmiobj-navigate('AHRS_voter',-':19');]	1. "HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16','')]

Linked Object	Re	quirements Data	
AHRS2_Valid [matlab:r-miobjnavigate('AHRSvoter',':27');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16',")]
AHRS3 [matlab:rmiobj-navigate('AHRS_voter',-':20');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16','')]
AHRS3_Valid [matlab:r-miobjnavigate('AHRSvoter',':28');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirements.slreqx, at "16" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','16','')]
Avg_Value [matlab:rm-iobjnavigate('AHRS_voter',':25');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirements.slreqx, at "16" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','16','')]
Constant [matlab:rmio-bjnavigate('AHRS_vote-r',':34');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirements.slreqx, at "16" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','16',")]
Gain [matlab:rmiobjnavigate('AHRS_voter',':2-9');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirements.slreqx, at "16" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','16','')]
Sum [matlab:rmiobjna-vigate('AHRS_voter',':3-0');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16','')]
Switch [matlab:rmiobj-navigate('AHRS_voter',-':31');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16','')]
Switch1 [matlab:rmiob- jnavigate('AHRS_voter'- ,':32');]	1.	"HLR_12: AHRS Voting for Dual Sensors (HelicopterSoftwareReq- uirements#16)"	HelicopterSoftwareRequirement- s.slreqx, at "16" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','16',")]

Linked Object	Requirements Data		
Switch2 [matlab:rmiob- jnavigate('AHRS_voter'- ,':33');]	i iiiii iiiiii iiiiii iiiiii iiiiiii iiii	HelicopterSoftwareRequirements.slreqx, at "16" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','16',")]	

5.5. System - Mid_Value



Show in Simulink [matlab:rmiobjnavigate('AHRS_voter',':12');]

Table 5.6. AHRS_voter/Mid_Value Requirements


Li-	Link Description	Link Target (document name and location
n-		ID)
k#		
1.	"HLR_11: AHRS Voting for Triple Sensors (He-	HelicopterSoftwareRequirements.slreqx, at
	licopterSoftwareRequirements#15)"	"15" [matlab:rmi.navigate('linktype_rmi_slre-
		q','HelicopterSoftwareRequirements.slreqx','-
		[15',")]

Table 5.7. Blocks in "Mid_Value" that have requirements

Linked Object	Requirements Data		
AHR\$1 [matlab:rmiobj-navigate('AHR\$_voter',-':13');]	1.	"HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirement- s.slreqx, at "15" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','15',")]
AHRS2 [matlab:rmiobj-navigate('AHRS_voter',-':14');]	1.	"HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirements.slreqx, at "15" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','15',")]
AHRS3 [matlab:rmiobj-navigate('AHRS_voter',-':15');]	1.	"HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirement- s.slreqx, at "15" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','15',")]

Linked Object	Requirements Data		
Mid_Value [matlab:rm-iobjnavigate('AHRS_vo-ter',':16');]	1. "HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirements.slreqx, at "15" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','15',")]	
MinMax [matlab:rmio-bjnavigate('AHRS_vote-r',':5');]	1. "HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirements.slreqx, at "15" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','15',")]	
MinMax1 [matlab:rmi- objnavigate('AHRS_vot- er',':6');]	1. "HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirements.slreqx, at "15" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','15',")]	
MinMax2 [matlab:rmi- objnavigate('AHRS_vot- er',':7');]	1. "HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirements.slreqx, at "15" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','15',")]	
MinMax3 [matlab:rmi- objnavigate('AHRS_vot- er',':8');]	1. "HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareReq- uirements#15)"	HelicopterSoftwareRequirement- s.slreqx, at "15" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','15',")]	

5.6. System - Single_Value



Show in Simulink [matlab:rmiobjnavigate('AHRS_voter',':35');]

Table 5.8. AHRS_voter/Single_Value Requirements

Li-	Link Description	Link Target (document name and location
n- k#		ID)
1.		HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slre-q','HelicopterSoftwareRequirements.slreqx','-17','')]

Table 5.9. Blocks in "Single_Value" that have requirements

Linked Object	Requirements Data	
AHRS1 [matlab:rmiobj-navigate('AHRS_voter',-':36');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]
AHRS1_Valid [matlab:r-miobjnavigate('AHRSvoter',':39');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]
AHRS2 [matlab:rmiobj-navigate('AHRS_voter',-':37');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequirements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]
AHRS2_Valid [matlab:r-miobjnavigate('AHRSvoter',':40');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]
AHRS3 [matlab:rmiobj-navigate('AHRS_voter',-':38');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequirements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]
AHRS3_Valid [matlab:r-miobjnavigate('AHRSvoter',':41');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]
Constant [matlab:rmio-bjnavigate('AHRS_vote-r',':42');]	1. "HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirements.slreqx, at "17" [matlab:rmi.navigate('linktype_rmi_slreq','HelicopterSoftwareRequirements.slreqx','17',")]

Linked Object	Rec	quirements Data	
Single_Value [matlab:r-miobjnavigate('AHRSvoter',':48');]	1.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17','')]
Sum [matlab:rmiobjna-vigate('AHRS_voter',':4-4');]	1.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17','")]
Switch [matlab:rmiobj-navigate('AHRS_voter',-':45');]	1.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17','")]
Switch1 [matlab:rmiob-jnavigate('AHRS_voter'-,':46');]	1.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17','")]
Switch2 [matlab:rmiob-jnavigate('AHRS_voter'-,':47');]	1.	"HLR_13: AHRS Usage of Single Sensor (HelicopterSoftwareRequ- irements#17)"	HelicopterSoftwareRequirement- s.slreqx, at "17" [matlab:rmi.nav- igate('linktype_rmi_slreq','Helico- pterSoftwareRequirements.slreq- x','17',")]

Chapter 6. System Model Configuration

Source: Model
Source Name: AHRS_voter

Table 6.1. AHRS_voter Configuration Set

Property	Value
Description	
Components	[AHRS_voter Configuration Set.Components(1) [47], AHRS_voter Configuration Set.Components(2) [48], AHRS_voter Configuration Set.Components(3) [49], AHRS_voter Configuration Set.Components(4-) [51], AHRS_voter Configuration Set.Components(5) [54], AHRS_voter Configuration Set.Components(6) [55], AHRS_voter Configuration Set.Components(7)-[56], AHRS_voter Configuration Set.Components(8) [56], AHRS_voter Configuration Set.Components(9) [59], AHRS_voter Configuration Set.Components(10)-[60], AHRS_voter Configuration Set.Components(11) [60], AHRS_voter Configuration Set.Components(12) [61]]
Name	Configuration
SimulationMode	normal
ConfigType	Model

Table 6.2. AHRS_voter Configuration Set.Components [47](1)

Property	Value
Name	Solver
Description	
Components	
StartTime	0.0
StopTime	10.0
AbsTol	auto
AutoScaleAbsTol	on
FixedStep	0.01
InitialStep	auto
MaxNumMinSteps	-1
MaxOrder	5

ZcThreshold	auto
ConsecutiveZCsStepRelTol	10*128*eps
MaxConsecutiveZCs	1000
ExtrapolationOrder	4
NumberNewtonIterations	1
MaxStep	auto
MinStep	auto
MaxConsecutiveMinStep	1
RelTol	1e-3
SolverMode	MultiTasking
EnableMultiTasking	on
EnableExplicitPartitioning	off
EnableConcurrentExecution	on
ConcurrentTasks	off
Solver	FixedStepDiscrete
SolverName	FixedStepDiscrete
SolverType	Fixed-step
SolverJacobianMethodControl	auto
ShapePreserveControl	DisableAll
ZeroCrossControl	UseLocalSettings
ZeroCrossAlgorithm	Nonadaptive
SolverResetMethod	Fast
PositivePriorityOrder	off
AutoInsertRateTranBlk	off
SampleTimeConstraint	Unconstrained
InsertRTBMode	Whenever possible
SampleTimeProperty	
DecoupledContinuousIntegration	off
MinimalZcImpactIntegration	off
SolverOrder	3

Table 6.3. AHRS_voter Configuration Set.Components [47](2)

Property	Value
Name	Data Import/Export
Description	
Components	
Decimation	1
ExternalInput	[t, u]
FinalStateName	xFinal

InitialState	xInitial
LimitDataPoints	on
MaxDataPoints	1000
LoadExternalInput	off
LoadInitialState	off
SaveFinalState	off
SaveCompleteFinalSimState	off
SaveOperatingPoint	off
SaveFormat	Array
SaveOutput	on
SaveState	off
SignalLogging	on
DSMLogging	on
InspectSignalLogs	off
SaveTime	on
ReturnWorkspaceOutputs	off
StateSaveName	xout
TimeSaveName	tout
OutputSaveName	yout
SignalLoggingName	logsout
DSMLoggingName	dsmout
OutputOption	RefineOutputTimes
OutputTimes	
ReturnWorkspaceOutputsName	out
Refine	1
LoggingToFile	off
DatasetSignalFormat	timeseries
LoggingFileName	out.mat
LoggingIntervals	[-inf, inf]

Table 6.4. AHRS_voter Configuration Set.Components [47](3)

Property	Value
Name	Optimization
Description	
Components	
BlockReduction	off
BooleanDataType	on
ConditionallyExecuteInputs	off
DefaultParameterBehavior	Inlined

InlineParams	on
UseDivisionForNetSlopeComputation	on
GainParamInheritBuiltInType	off
UseFloatMulNetSlope	off
DefaultUnderspecifiedDataType	double
UseSpecifiedMinMax	off
InlineInvariantSignals	off
OptimizeBlockIOStorage	on
BufferReuse	on
GlobalBufferReuse	on
GlobalVariableUsage	None
StrengthReduction	off
AdvancedOptControl	-SLCI
EnforceIntegerDowncast	on
ExpressionFolding	on
BooleansAsBitfields	off
BitfieldContainerType	uint_T
EnableMemcpy	on
MemcpyThreshold	64
PassReuseOutputArgsAs	Structure reference
PassReuseOutputArgsThreshold	12
FoldNonRolledExpr	on
LocalBlockOutputs	on
RollThreshold	5
StateBitsets	off
DataBitsets	off
ActiveStateOutputEnumStorageType	Native Integer
UseTempVars	off
ZeroExternalMemoryAtStartup	on
ZeroInternalMemoryAtStartup	on
InitFltsAndDblsToZero	on
NoFixptDivByZeroProtection	off
EfficientFloat2IntCast	on
EfficientMapNaN2IntZero	off
LifeSpan	inf
EvaledLifeSpan	Inf
MaxStackSize	inf
BufferReusableBoundary	on
SimCompilerOptimization	off

AccelVerboseBuild	off
OptimizeBlockOrder	off
OptimizeDataStoreBuffers	on
BusAssignmentInplaceUpdate	on
DifferentSizesBufferReuse	off
OptimizationLevel	level2
OptimizationPriority	Balanced
OptimizationCustomize	on
UseRowMajorAlgorithm	off
LabelGuidedReuse	off
MultiThreadedLoops	off
DenormalBehavior	GradualUnderflow

Table 6.5. AHRS_voter Configuration Set.Components [47](4)

Property	Value
Name	Diagnostics
Description	
Components	
RTPrefix	error
ConsistencyChecking	none
ArrayBoundsChecking	none
SignalInfNanChecking	error
StringTruncationChecking	error
SignalRangeChecking	error
ReadBeforeWriteMsg	EnableAllAsError
WriteAfterWriteMsg	EnableAllAsError
WriteAfterReadMsg	EnableAllAsError
AlgebraicLoopMsg	error
ArtificialAlgebraicLoopMsg	error
SaveWithDisabledLinksMsg	error
SaveWithParameterizedLinksMsg	error
CheckSSInitialOutputMsg	on
UnderspecifiedInitializationDetection	Simplified
MergeDetectMultiDrivingBlocksExec	error
CheckExecutionContextRuntimeOutputM-sg	off
SignalResolutionControl	UseLocalSettings
BlockPriorityViolationMsg	error
MinStepSizeMsg	warning

TimeAdjustmentMsg	none
MaxConsecutiveZCsMsg	error
MaskedZcDiagnostic	warning
IgnoredZcDiagnostic	warning
SolverPrmCheckMsg	error
InheritedTsInSrcMsg	error
MultiTaskDSMMsg	error
MultiTaskCondExecSysMsg	error
MultiTaskRateTransMsg	error
SingleTaskRateTransMsg	error
TasksWithSamePriorityMsg	error
SigSpecEnsureSampleTimeMsg	error
CheckMatrixSingularityMsg	error
IntegerOverflowMsg	error
Int32ToFloatConvMsg	warning
ParameterDowncastMsg	error
ParameterOverflowMsg	error
ParameterUnderflowMsg	error
ParameterPrecisionLossMsg	error
ParameterTunabilityLossMsg	error
FixptConstUnderflowMsg	none
FixptConstOverflowMsg	none
FixptConstPrecisionLossMsg	none
UnderSpecifiedDataTypeMsg	error
UnnecessaryDatatypeConvMsg	warning
VectorMatrixConversionMsg	error
FcnCallInpInsideContextMsg	error
SignalLabelMismatchMsg	error
UnconnectedInputMsg	error
UnconnectedOutputMsg	error
UnconnectedLineMsg	error
UseOnlyExistingSharedCode	error
SFcnCompatibilityMsg	error
FrameProcessingCompatibilityMsg	error
UniqueDataStoreMsg	error
BusObjectLabelMismatch	error
RootOutportRequireBusObject	error
AssertControl	DisableAll
Echo	

EnableOverflowDetection	off
AllowSymbolicDim	off
ModelReferenceIOMsg	error
ModelReferenceVersionMismatchMessage	none
ModelReferenceIOMismatchMessage	error
ModelReferenceCSMismatchMessage	none
ModelReferenceSimTargetVerbose	off
UnknownTsInhSupMsg	error
ModelReferenceDataLoggingMessage	error
ModelReferenceSymbolNameMessage	warning
ModelReferenceExtraNoncontSigs	error
StateNameClashWarn	warning
OperatingPointInterfaceChecksumMismat- chMsg	warning
NonCurrentReleaseOperatingPointMsg	error
PregeneratedLibrarySubsystemCodeDiagnostic	none
InitInArrayFormatMsg	warning
StrictBusMsg	ErrorOnBusTreatedAsVector
BusNameAdapt	WarnAndRepair
NonBusSignalsTreatedAsBus	error
SFUnusedDataAndEventsDiag	warning
SFUnexpectedBacktrackingDiag	error
SFInvalidInputDataAccessInChartInitDiag	error
SFNoUnconditionalDefaultTransitionDiag	error
SFTransitionOutsideNaturalParentDiag	error
SFUnconditionalTransitionShadowingDiag	error
SFUnreachableExecutionPathDiag	error
SFUndirectedBroadcastEventsDiag	error
SFTransitionActionBeforeConditionDiag	error
SFOutputUsedAsStateInMooreChartDiag	error
SFTemporalDelaySmallerThanSampleTimeDiag	warning
SFUnconditionalPathOutOfParentDiag	error
SFSelfTransitionDiag	warning
SFExecutionAtInitializationDiag	none
SFMachineParentedDataDiag	warning
SFUnreachableStateOrJunctionDiag	error
SFDanglingTransitionDiag	error
IntegerSaturationMsg	error

AllowedUnitSystems	all
UnitsInconsistencyMsg	warning
AllowAutomaticUnitConversions	on
RCSCRenamedMsg	warning
RCSCObservableMsg	warning
ForceCombineOutputUpdateInSim	off
UnderSpecifiedDimensionMsg	none
DebugExecutionForFMUViaOutOfProcess	off
ArithmeticOperatorsInVariantConditions	warning

Table 6.6. AHRS_voter Configuration Set.Components [47](5)

Property	Value
Name	Hardware Implementation
Description	
Components	
ProdBitPerChar	8
ProdBitPerShort	16
ProdBitPerInt	32
ProdBitPerLong	32
ProdBitPerLongLong	64
ProdBitPerFloat	32
ProdBitPerDouble	64
ProdBitPerPointer	32
ProdBitPerSizeT	32
ProdBitPerPtrDiffT	32
ProdLargestAtomicInteger	Char
ProdLargestAtomicFloat	Float
ProdIntDivRoundTo	Zero
ProdEndianess	LittleEndian
ProdWordSize	32
ProdShiftRightIntArith	on
ProdLongLongMode	off
ProdHWDeviceType	Intel->x86-32 (Windows32)
TargetBitPerChar	8
TargetBitPerShort	16
TargetBitPerInt	32
TargetBitPerLong	32
TargetBitPerLongLong	64
TargetBitPerFloat	32

TargetBitPerDouble	64
TargetBitPerPointer	32
TargetBitPerSizeT	32
TargetBitPerPtrDiffT	32
TargetLargestAtomicInteger	Char
TargetLargestAtomicFloat	None
TargetShiftRightIntArith	on
TargetLongLongMode	off
TargetIntDivRoundTo	Zero
TargetEndianess	Unspecified
TargetWordSize	32
TargetPreprocMaxBitsSint	32
TargetPreprocMaxBitsUint	32
TargetHWDeviceType	Specified
TargetUnknown	off
ProdEqTarget	on
UseEmbeddedCoderFeatures	on
UseSimulinkCoderFeatures	on
HardwareBoardFeatureSet	EmbeddedCoderHSP

Table 6.7. AHRS_voter Configuration Set.Components [47](6)

Property	Value
Name	Model Referencing
Description	
Components	
UpdateModelReferenceTargets	IfOutOfDateOrStructuralChange
SkipRefExpFcnMdlSchedulingOrderCheck	off
EnableRefExpFcnMdlSchedulingChecks	on
CheckModelReferenceTargetMessage	error
EnableParallelModelReferenceBuilds	off
ParallelModelReferenceErrorOnInvalidPo-ol	on
ParallelModelReferenceMATLABWorkerInit	None
ModelReferenceNumInstancesAllowed	Single
PropagateVarSize	Infer from blocks in model
ModelDependencies	
ModelReferencePassRootInputsByReference	on
ModelReferenceMinAlgLoopOccurrences	off

PropagateSignalLabelsOutOfModel	off	
SupportModelReferenceSimTargetCustom-Code	off	

Table 6.8. AHRS_voter Configuration Set.Components [47](7)

Property	Value
Name	Simulation Target
Description	
Components	
SimCustomSourceCode	
SimCustomHeaderCode	
SimCustomInitializer	
SimCustomTerminator	
SimReservedNameArray	
SimUserSources	
SimUserIncludeDirs	
SimUserLibraries	
SimUserDefines	
SFSimEnableDebug	off
SFSimOverflowDetection	on
SFSimEcho	on
SimBlas	on
SimCtrlC	on
SimExtrinsic	on
SimIntegrity	on
SimUseLocalCustomCode	off
SimParseCustomCode	on
SimAnalyzeCustomCode	off
SimBuildMode	sf_incremental_build
SimDataInitializer	
SimGenImportedTypeDefs	off
CompileTimeRecursionLimit	0
EnableRuntimeRecursion	off
MATLABDynamicMemAlloc	off
MATLABDynamicMemAllocThreshold	65536
CustomSymbolStrEMXArray	nothing
CustomSymbolStrEMXArrayFcn	nothing
CustomCodeFunctionArrayLayout	
DefaultCustomCodeFunctionArrayLayout	NotSpecified

Table 6.9. AHRS_voter Configuration Set.Components [47](8)

Property	Value
Name	Code Generation
SystemTargetFile	ert.tlc
HardwareBoard	None
ShowCustomHardwareApp	off
ShowEmbeddedHardwareApp	off
TLCOptions	
CodeGenDirectory	
GenCodeOnly	off
MakeCommand	make_rtw
GenerateMakefile	on
PackageGeneratedCodeAndArtifacts	off
PackageName	
TemplateMakefile	ert_default_tmf
PostCodeGenCommand	
Description	Embedded Coder
GenerateReport	on
SaveLog	off
RTWVerbose	on
RetainRTWFile	off
ProfileTLC	off
TLCDebug	off
TLCCoverage	off
TLCAssert	off
ProcessScriptMode	Default
ConfigurationMode	Optimized
ProcessScript	ert_make_rtw_hook
ConfigurationScript	
ConfigAtBuild	off
RTWUseLocalCustomCode	off
RTWUseSimCustomCode	off
CustomSourceCode	
CustomHeaderCode	
CustomInclude	
CustomSource	
CustomLibrary	
CustomDefine	
CustomBLASCallback	

CustomLAPACKCallback	
CustomFFTCallback	
CustomInitializer	
CustomTerminator	
Toolchain	Automatically locate an installed toolchain
BuildConfiguration	Faster Builds
CustomToolchainOptions	
IncludeHyperlinkInReport	on
LaunchReport	on
RecursionLimit	50
PortableWordSizes	on
GenerateErtSFunction	off
CreateSILPILBlock	None
CodeExecutionProfiling	off
CodeExecutionProfileVariable	executionProfile
CodeProfilingSaveOptions	SummaryOnly
CodeProfilingInstrumentation	off
CodeCoverageSettings	AHRS_voter Configuration Set.Component- s(8).CodeCoverageSettings [63]
SILDebugging	off
TargetLang	С
IncludeERTFirstTime	off
GenerateTraceInfo	on
GenerateTraceReport	on
GenerateTraceReportSl	on
GenerateTraceReportSf	on
GenerateTraceReportEml	on
GenerateCodeInfo	off
GenerateWebview	off
GenerateCodeMetricsReport	off
GenerateCodeReplacementReport	off
RTWCompilerOptimization	off
ObjectivePriorities	
RTWCustomCompilerOptimizations	
CheckMdlBeforeBuild	Off
CustomRebuildMode	OnUpdate
DataInitializer	
Components	[AHRS_voter Configuration Set.Components(8).Components(1) [63], AHRS_voter

| Configuration Set.Components(8).Components(2) [64]]

Table 6.10. AHRS_voter Configuration Set.Components [47](9)

Property	Value
Description	Simulink Coverage Configuration Component
Components	
Name	Simulink Coverage
CovEnable	on
CovScope	EntireSystem
CovIncludeTopModel	on
RecordCoverage	on
CovPath	/
CovSaveName	covdata
CovCompData	
CovMetricSettings	dcmtrzoibe
CovFilter	
CovHTMLOptions	-sRT=1 -sVT=0 -aTS=1 -bRG=1 -bTC=1 -hTR- =1 -nFC=0 -scm=1 -bcm=1 -xEv=0
CovNameIncrementing	off
CovHtmlReporting	off
CovForceBlockReductionOff	on
CovEnableCumulative	on
CovSaveCumulativeToWorkspaceVar	on
CovSaveSingleToWorkspaceVar	off
CovCumulativeVarName	AHRScovCumData
CovCumulativeReport	on
CovSaveOutputData	on
CovOutputDir	slcov_output/\$ModelName\$
CovDataFileName	\$ModelName\$_cvdata
CovShowResultsExplorer	on
CovReportOnPause	on
CovModelRefEnable	on
CovModelRefExcluded	
CovExternalEMLEnable	off
CovSFcnEnable	off
CovBoundaryAbsTol	1.0000e-05
CovBoundaryRelTol	0.0100
CovUseTimeInterval	off

CovStartTime	0
CovStopTime	0
CovMetricStructuralLevel	MCDC
CovMetricLookupTable	on
CovMetricSignalRange	on
CovMetricSignalSize	on
CovMetricObjectiveConstraint	on
CovMetricSaturateOnIntegerOverflow	on
CovMetricRelationalBoundary	on
CovLogicBlockShortCircuit	off
CovUnsupportedBlockWarning	off
CovHighlightResults	off
CovMcdcMode	Masking

Table 6.11. AHRS_voter Configuration Set.Components [47](10)

Property	Value
Description	HDL Coder custom configuration component
Components	
Name	HDL Coder

Table 6.12. AHRS_voter Configuration Set.Components [47](11)

Property	Value
Description	Polyspace Custom Configuration Component
Components	
Name	Polyspace
PSVerificationMode	BugFinder
PSVerificationSettings	PrjConfig
PSCxxVerificationSettings	PrjConfig
PSOpenProjectManager	off
PSResultDir	\BugFinder_results
PSAddSuffixToResultDir	off
PSEnableAdditionalFileList	off
PSAdditionalFileList	0
PSModelRefVerifDepth	All
PSModelRefByModelRefVerif	off
PSInputRangeMode	DesignMinMax
PSParamRangeMode	None

PSOutputRangeMode	None
PSAutoStubLUT	off
PSCheckConfigBeforeAnalysis	OnWarn
PSEnablePrjConfigFile	off
PSPrjConfigFile	
PSAddToSimulinkProject	off

Table 6.13. AHRS_voter Configuration Set.Components [47](12)

Property	Value
Description	Design Verifier Custom Configuration Component
Components	
Name	Design Verifier
DVMode	TestGeneration
DVMaxProcessTime	300
DVDisplayUnsatisfiableObjectives	off
DVAutomaticStubbing	on
DVDesignMinMaxConstraints	on
DVOutputDir	sldv_output/\$ModelName\$
DVMakeOutputFilesUnique	off
DVBlockReplacement	off
DVBlockReplacementRulesList	<factorydefaultrules></factorydefaultrules>
DVBlockReplacementModelFileName	\$ModelName\$_replacement
DVParameters	off
DVParametersConfigFileName	sldv_params_template.m
DVParameterNames	
DVParameterConstraints	
DVParameterUseInAnalysis	
DVParametersUseConfig	off
DVTestgenTarget	Model
DVModelCoverageObjectives	MCDC
DVTestConditions	UseLocalSettings
DVTestObjectives	UseLocalSettings
DVMaxTestCaseSteps	10000
DVTestSuiteOptimization	IndividualObjectives
DVAssertions	UseLocalSettings
DVProofAssumptions	UseLocalSettings
DVExtendExistingTests	off
DVExistingTestFile	

DVIgnoreExistTestSatisfied	on
DVIgnoreCovSatisfied	on
DVCoverageDataFile	simulation_results\AHRS_voter_cov.cvt
DVCovFilter	off
DVCovFilterFileName	
DVIncludeRelationalBoundary	on
DVRelativeTolerance	0.0100
DVAbsoluteTolerance	1.0000e-05
DVDetectDeadLogic	off
DVDetectActiveLogic	off
DVDetectOutOfBounds	off
DVDetectDivisionByZero	on
DVDetectIntegerOverflow	on
DVDetectInfNaN	off
DVDetectSubnormal	off
DVDesignMinMaxCheck	off
DVProvingStrategy	Prove
DVMaxViolationSteps	20
DVSaveDataFile	off
DVDataFileName	\$ModelName\$_sldvdata
DVSaveExpectedOutput	off
DVRandomizeNoEffectData	off
DVSaveHarnessModel	off
DVHarnessModelFileName	\$ModelName\$_harness
DVModelReferenceHarness	off
DVHarnessSource	Signal Builder
DVSaveReport	on
DVReportPDFFormat	on
DVReportFileName	\$ModelName\$_report
DVReportIncludeGraphics	off
DVDisplayReport	on
DVSFcnSupport	on
DVCodeAnalysisExtraOptions	
DVReduceRationalApprox	on
DVSlTestFileName	\$ModelName\$_test
DVSlTestHarnessName	\$ModelName\$_sldvharness
DVSlTestHarnessSource	Inport
DVStrictEnhancedMCDC	off
DVRebuildModelRepresentation	Always

Table6.14.AHRS_voterConfigurationSet.Components(8) [56].CodeCoverageSettings

Property	Value
TopModelCoverage	off
ReferencedModelCoverage	off
CoverageTool	None

Table 6.15. AHRS_voter Configuration Set.Components(8).Components [58](1)

Property	Value
Name	Code Appearance
Description	
Components	
ForceParamTrailComments	on
GenerateComments	on
CommentStyle	Auto
IgnoreCustomStorageClasses	off
IgnoreTestpoints	off
IncHierarchyInIds	off
MaxIdLength	31
ShowEliminatedStatement	on
OperatorAnnotations	off
IncAutoGenComments	off
SimulinkDataObjDesc	off
SFDataObjDesc	off
MATLABFcnDesc	on
IncDataTypeInIds	off
PrefixModelToSubsysFcnNames	on
MangleLength	4
SharedChecksumLength	8
CustomSymbolStr	\$R\$N\$M
CustomSymbolStrGlobalVar	\$R\$N\$M
CustomSymbolStrType	\$N\$R\$M_T
CustomSymbolStrField	\$N\$M
CustomSymbolStrFcn	\$R\$N\$M\$F
CustomSymbolStrSimulinkFcn	\$R\$N
CustomSymbolStrFcnArg	rt\$I\$N\$M
CustomSymbolStrBlkIO	rtb_\$N\$M

CustomSymbolStrTmpVar	\$N\$M
CustomSymbolStrMacro	\$R\$N\$M
CustomSymbolStrUtil	\$N\$C
CustomSymbolStrEmxType	emxArray_\$M\$N
CustomSymbolStrEmxFcn	emx\$M\$N
CustomUserTokenString	
CustomCommentsFcn	
DefineNamingRule	None
DefineNamingFcn	
ParamNamingRule	None
ParamNamingFcn	
SignalNamingRule	None
SignalNamingFcn	
InsertBlockDesc	off
InsertPolySpaceComments	off
SimulinkBlockComments	on
BlockCommentType	BlockPathComment
StateflowObjectComments	on
MATLABSourceComments	off
EnableCustomComments	off
InternalIdentifier	Shortened
InlinedPrmAccess	Literals
ReqsInCode	on
UseSimReservedNames	off
ReservedNameArray	

Table 6.16. AHRS_voter Configuration Set.Components(8).Components [58](2)

Property	Value
Name	Target
Description	
Components	
IsERTTarget	on
TargetLibSuffix	
TargetPreCompLibLocation	
GenFloatMathFcnCalls	NOT IN USE
TargetLangStandard	C99 (ISO)
TargetFunctionLibrary	NOT IN USE
CodeReplacementLibrary	None

UtilityFuncGeneration	Shared location
MultiwordTypeDef	System defined
MultiwordLength	2048
DynamicStringBufferSize	256
GenerateFullHeader	on
InferredTypesCompatibility	off
ExistingSharedCode	
SharedCodeLocation	
GenerateSampleERTMain	on
GenerateTestInterfaces	off
ModelReferenceCompliant	on
ParMdlRefBuildCompliant	on
CompOptLevelCompliant	on
ConcurrentExecutionCompliant	on
IncludeMdlTerminateFcn	off
CombineOutputUpdateFcns	on
CombineSignalStateStructs	off
GroupInternalDataByFunction	off
SuppressErrorStatus	on
ERTFirstTimeCompliant	on
IncludeFileDelimiter	Auto
ERTCustomFileBanners	on
SupportAbsoluteTime	off
LogVarNameModifier	rt_
MatFileLogging	off
MultiInstanceERTCode	off
CodeInterfacePackaging	Nonreusable function
PurelyIntegerCode	off
SupportNonFinite	off
SupportComplex	on
SupportContinuousTime	off
SupportNonInlinedSFcns	off
RemoveDisableFunc	off
RemoveResetFunc	on
SupportVariableSizeSignals	off
ParenthesesLevel	Maximum
CastingMode	Standards
PreserveStateflowLocalDataDimensions	off
GenerateClassInterface	off

$\begin{tabular}{ll} Model Step Function Prototype Control Compliant \\ \end{tabular}$	on
CPPClassGenCompliant	on
GRTInterface	off
GenerateAllocFcn	off
UseToolchainInfoCompliant	on
GenerateSharedConstants	off
LUTObjectStructOrderExplicitValues	Size,Breakpoints,Table
LUTObjectStructOrderEvenSpacing	Size,Breakpoints,Table
ArrayLayout	Column-major
UnsupportedSFcnMsg	error
ERTHeaderFileRootName	\$R\$E
ERTSourceFileRootName	\$R\$E
ERTDataFileRootName	\$R_data
GenerateASAP2	off
DSAsUniqueAccess	off
ExtMode	off
ExtModeTransport	0
ExtModeStaticAlloc	off
ExtModeStaticAllocSize	1000000
ExtModeTesting	off
ExtModeMexFile	ext_comm
ExtModeMexArgs	
ExtModeIntrfLevel	Level1
TargetOS	BareBoardExample
MultiInstanceErrorCode	Error
RootIOFormat	Individual arguments
RTWCAPISignals	off
RTWCAPIParams	off
RTWCAPIStates	off
RTWCAPIRootIO	off
ERTSrcFileBannerTemplate	ert_code_template.cgt
ERTHdrFileBannerTemplate	ert_code_template.cgt
ERTDataSrcFileTemplate	ert_code_template.cgt
ERTDataHdrFileTemplate	ert_code_template.cgt
ERTCustomFileTemplate	example_file_process.tlc
EnableDataOwnership	off
SignalDisplayLevel	10
ParamTuneLevel	10

DataDefinitionFile global.c GlobalDataReference Auto ERTTIBePackagingFormat Compact RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-l681 MaxIdInt64 MAX_int64_T MaxIdInt32 MAX_int32_T MinIdInt32 MAX_int32_T MinIdInt32 MAX_int32_T MaxIdUint32 MAX_int16_T MaxIdInt16 MIN_int16_T MaxIdInt16 MAX_int16_T MaxIdInt16 MAX_int16_T MaxIdInt18 MAX_int18_T MaxIdInt8 MAX_int8_T MaxIdInt8 MAX_int8_T MaxIdInt8 MAX_int8_T MaxIdInt18 MAX_int18_T MaxIdInt18 MAX_i	GlobalDataDefinition	Auto
ERTFilePackagingFormat RateTransitionBlockCode Inline DataReferenceFile preserveExpressionOrder On PreserveIfCondition ConvertIfToSwitch PreserveStaticInFcnDecls On PreserveStaticInFcnDecls On PreserveStaticInFcnDecls Off EnableSignedLeftShifts Off IndentStyle IndentSize NewlineStyle MaxLineWidth Bo EnableUserReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MinIdInt64 MinIdInt64 MinIdInt32 MinIdInt32 MinIdInt32 MinIdInt32 MinIdInt64 MinIdInt65 MinIdInt66 MinIdInt8 M	DataDefinitionFile	global.c
RateTransitionBlockCode Inline DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off IndentStyle K&R IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-I681 MaxIdInt64 MAX_uint64_T MaxIdInt64 MAX_uint64_T MaxIdInt32 MAX_int32_T MinIdInt32 MIN_int32_T MixIdInt64 MAX_uint6_T MaxIdUint64 MAX_uint6_T MaxIdUint64 MAX_uint6_T MaxIdUint64 MAX_uint6_T MaxIdUint64 MAX_uint6_T MaxIdUint64 MAX_uint6_T MaxIdInt16 MAX_uint6_T MixIdInt16 MAX_uint6_T MixIdInt16 MAX_uint6_T MixIdInt16 MAX_uint6_T MixIdInt16 MAX_uint6_T MixIdInt16 MAX_uint6_T MixIdInt18 MIN_int6_T MaxIdInt8 MAX_uint8_T MixIdInt8 MAX_uint8_T MixIdInt8 MAX_uint8_T BooleanTrueId BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage —- None	GlobalDataReference	Auto
DataReferenceFile global.h PreserveExpressionOrder on PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-1681 MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdUint32 MAX_int32_T MinIdInt32 MAX_int16_T MaxIdUint32 MAX_int16_T MaxIdInt16 MAX_int16_T MinIdInt16 MAX_int16_T MinIdInt16 MAX_int16_T MaxIdUint18 MAX_int8_T MinIdInt8 MaxIdUint8 Max_int8_T MinIdInt8 MAX_uint8_T MinIdInt9 MaxIdUint8 MAX_uint8_T MinIdInt9 MaxIdUint8_	ERTFilePackagingFormat	Compact
PreserveExpressionOrder PreserveIfCondition ConvertIfToSwitch PreserveExternInFcnDecls PreserveStaticInFcnDecls SuppressUnreachableDefaultCases EnableSignedLeftShifts IndentStyle IndentStyle MaxLineWidth EnableUserReplacementTypes MaxIdInt64 MaxLint64 MaxLint65 MaxLint66	RateTransitionBlockCode	Inline
PreserveIfCondition on ConvertIfToSwitch off PreserveExternInFcnDecls on PreserveStaticInFcnDecls on SuppressUnreachableDefaultCases off EnableSignedLeftShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdUint32 MAX_uint32_T MinIdInt32 MAX_uint32_T MinIdInt32 MAX_uint32_T MaxIdUint32 MAX_uint6_T MaxIdUint30 MAX_int16_T MinIdInt16 MIN_int16_T MaxIdUint16 MAX_int16_T MaxIdUint16 MAX_int16_T MinIdInt16 MAX_uint6_T MaxIdUint16 MAX_uint6_T MaxIdUint16 MAX_uint16_T MaxIdUint16 MAX_uint16_T MaxIdUint18 MAX_int18_T MinIdInt8 MIN_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage —-None	DataReferenceFile	global.h
ConvertIfToSwitch PreserveExternInFcnDecls On PreserveStaticInFcnDecls SuppressUnreachableDefaultCases EnableSignedLeftShifts Off EnableSignedRightShifts IndentStyle IndentStyle IndentSize PreserveStaticInFcnDecls IndentStyle IndentStyle IndentSize IndentSize IndentStyle IndentStyl	PreserveExpressionOrder	on
PreserveExternInFcnDecls PreserveStaticInFcnDecls On SuppressUnreachableDefaultCases EnableSignedLeftShifts Off EnableSignedRightShifts Off IndentStyle K&R IndentStyle Default MaxLineWidth 80 EnableUserReplacementTypes Off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MAX_uint64_T MaxIdUint64 MAX_uint64_T MaxIdUint32 MAX_uint32_T MinIdInt32 MAX_int32_T MinIdInt32 MAX_int32_T MinIdInt16 MAX_int16_T MaxIdUint16 MAX_int16_T MinIdInt16 MinIdInt18 MinIdInt8	PreserveIfCondition	on
PreserveStaticInFcnDecls SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle IndentStyle IndentStyle IndentStyle IndentStyle IndentStyle MaxLineWidth Bo EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MAX_uint64_T MaxIdUint64 MAX_uint64_T MaxIdUint64 MAX_uint64_T MaxIdUint62 MAX_int32_T MinIdInt32 MAX_int32_T MinIdInt32 MAX_uint32_T MaxIdUint32 MAX_uint32_T MaxIdUint16 MAX_uint16_T MaxIdUint16 MAX_int16_T MinIdInt16 MAX_uint16_T MinIdInt16 MAX_uint16_T MaxIdUint16 MAX_uint16_T MaxIdUint18 MAX_uint8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T MaxIdUint8 MAX_uint8_T MoleanTrueId BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage None	ConvertIfToSwitch	off
SuppressUnreachableDefaultCases off EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdInt32 MAX_int32_T MinIdInt32 MIN_int32_T MinIdInt32 MIN_int32_T MaxIdInt16 MAX_int16_T MaxIdInt16 MAX_int16_T MaxIdInt16 MAX_int16_T MinIdInt16 MAX_int16_T MinIdInt16 MAX_int18_T MinIdInt8 MAX_int8_T MinIdInt8 MAX_int8_T MinIdInt8 MAX_int8_T MinIdInt8 MAX_int18_T MooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	PreserveExternInFcnDecls	on
EnableSignedLeftShifts off EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdUint32 MAX_int32_T MinIdInt32 MIN_int32_T MinIdInt32 MAX_int32_T MinIdInt32 MAX_int16_T MaxIdUint64 MAX_int16_T MaxIdUint64 MAX_int16_T MinIdInt16 MIN_int16_T MinIdInt16 MIN_int16_T MinIdInt16 MAX_uint18_T MaxIdUint8 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MoleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	PreserveStaticInFcnDecls	on
EnableSignedRightShifts off IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdUint64 MAX_uint64_T MaxIdInt32 MAX_int32_T MinIdInt32 MAX_int32_T MinIdInt32 MAX_int32_T MaxIdUint64 MAX_int16_T MinIdInt16 MAX_int16_T MinIdInt16 MIN_int16_T MinIdInt16 MAX_uint16_T MaxIdUint18 MAX_int8_T MinIdInt8 MAX_int8_T MinIdInt8 MAX_uint8_T MaxIdUint8 MAX_uint8_T MooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	SuppressUnreachableDefaultCases	off
IndentStyle K&R IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUnt64 MAX_uint64_T MaxIdUnt32 MAX_uint32_T MinIdInt32 MIN_int32_T MinIdInt32 MAX_uint32_T MinIdInt36 MAX_int16_T MinIdInt16 MAX_int16_T MinIdInt16 MIN_int16_T MinIdInt16 MAX_uint16_T MinIdInt8 MAX_uint8_T MinIdInt8 MAX_uint8_T MaxIdUint8 Moderate Max_uint8_T Moderate Max_uint8_T Moderate Max_uint8_T Moderate Max_uint8_T Moderate Max_uint8_T Moderate Max_uint8_T MinIdInt8 MAX_uint8_T Moderate Max_uint8_T MinIdInt8 MAX_uint8_T Moderate	EnableSignedLeftShifts	off
IndentSize 2 NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdUint32 MAX_int32_T MinIdInt32 MIN_int32_T MaxIdUint32 MAX_int32_T MaxIdUint36 MAX_int16_T MinIdInt16 MAX_int16_T MinIdInt16 MIN_int16_T MinIdInt16 MAX_uint16_T MinIdInt18 MAX_int18_T MinIdInt8 MAX_int8_T MinIdInt8 MAX_uint8_T MaxIdUint8 MAX_uint8_T MoleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	EnableSignedRightShifts	off
NewlineStyle Default MaxLineWidth 80 EnableUserReplacementTypes off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdInt32 MAX_int32_T MinIdInt32 MIN_int32_T MaxIdUint32 MAX_int32_T MinIdInt16 MAX_int16_T MaxIdUint16 MAX_int16_T MinIdInt16 MIN_int16_T MaxIdUint16 MAX_int16_T MaxIdUint18 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T MooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage — None	IndentStyle	K&R
MaxLineWidth EnableUserReplacementTypes Off ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MAX_uint64_T MaxIdUint64 MAX_uint64_T MaxIdInt32 MAX_int32_T MinIdInt32 MIN_int32_T MaxIdUint32 MAX_uint32_T MaxIdUint32 MAX_int16_T MinIdInt16 MAX_int16_T MinIdInt16 MAX_uint16_T MaxIdUint18 MAX_int8_T MinIdInt8 MIN_int8_T MinIdInt8 MAX_uint8_T MinIdInt8 MoleanTrueId BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage None	IndentSize	2
EnableUserReplacementTypes ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MAX_int64_T MinIdInt64 MAX_uint64_T MaxIdUint64 MAX_int32_T MinIdInt32 MAX_int32_T MinIdInt32 MAX_int32_T MaxIdUint32 MAX_int32_T MaxIdUint32 MAX_int16_T MixIdInt16 MIN_int16_T MixIdInt16 MAX_uint16_T MaxIdUint16 MAX_uint16_T MaxIdInt8 MAX_int8_T MinIdInt8 MIN_int8_T MinIdInt8 MAX_uint8_T MinIdInt8 MAX_uint8_T MinIdInt8 MAX_uint8_T MinIdInt8 MAX_uint8_T MooleanTrueId BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage None	NewlineStyle	Default
ReplacementTypes AHRS_voter Configuration Set.Components(8).Components(2).ReplacementTypes-[68] MaxIdInt64 MinIdInt64 MinIdInt64 Max_int64_T MaxIdUint64 Max_int32_T MinIdInt32 Min_int32_T MaxIdUint32 Max_int32_T MaxIdInt16 Max_int16_T MinIdInt16 MinIdInt16 Min_int16_T MinIdInt16 MinIdInt16 Min_int16_T MaxIdUint16 Max_int8_T MinIdInt8 MinIdInt8 Min_int8_T MaxIdUint8 MoscentrueId BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage AHRS_voter Configuration Set.Components(8).Components(8).Components(8).Components(8).Components(9).ReplacementTypes-[68] MAX_uint64_T MAX_uint32_T MAX_int32_T MAX_uint16_T MaxIdUint16 MAX_uint16_T MaxIdUint8 MAX_int8_T MinIdInt8 Min_int8_T MinIdint8_T MinIdint8	MaxLineWidth	80
nts(8).Components(2).ReplacementTypes- [68] MaxIdInt64 MAX_int64_T MinIdInt64 MAX_uint64_T MaxIdUint64 MAX_uint32_T MinIdInt32 MIN_int32_T MaxIdUint32 MAX_uint32_T MaxIdInt16 MAX_int16_T MinIdInt16 MIN_int16_T MaxIdUint16 MAX_uint16_T MaxIdUint18 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T MooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage None	EnableUserReplacementTypes	off
MinIdInt64 MIN_int64_T MaxIdUint64 MAX_uint64_T MaxIdInt32 MAX_int32_T MinIdInt32 MIN_int32_T MaxIdUint32 MAX_uint32_T MaxIdInt16 MAX_int16_T MinIdInt16 MIN_int16_T MaxIdUint16 MAX_uint16_T MaxIdUint18 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T MaxIdUint8 MAX_uint8_T MooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage — None	ReplacementTypes	nts(8).Components(2).ReplacementTypes-
MaxIdUint64 Max_uint64_T MaxIdInt32 MinIdInt32 Min_int32_T MaxIdUint32 Max_uint32_T MaxIdInt16 Max_uint32_T MinIdInt16 Min_int16_T MinIdInt16 Max_uint16_T MaxIdUint16 Max_uint6_T MaxIdUint8 Min_int8_T MinIdInt8 Min_int8_T MaxIdUint8 Max_uint8_T MaxIdUint8 Min_int8_T MaxIdUint8 Min_int8_T MaxIdUint8 Min_int8_T MaxIdUint8 Max_uint8_T MaxIdUint8 Max_uint8_T MaxIdUint8 Min_int8_T Min_int8	MaxIdInt64	MAX_int64_T
MaxIdInt32 MAX_int32_T MinIdInt32 MIN_int32_T MaxIdUint32 MAX_uint32_T MaxIdInt16 MAX_int16_T MinIdInt16 MIN_int16_T MaxIdUint16 MAX_uint16_T MaxIdInt8 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MinIdInt64	MIN_int64_T
MinIdInt32 MIN_int32_T MaxIdUint32 MAX_uint32_T MaxIdInt16 MAX_int16_T MinIdInt16 MAX_uint16_T MaxIdUint16 MAX_uint16_T MaxIdInt8 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T MaxIdUint8 MAX_uint8_T MooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdUint64	MAX_uint64_T
MaxIdUint32 MaxIdInt16 MaxIdInt16 MinIdInt16 Min_int16_T MaxIdUint16 Max_uint16_T MaxIdInt8 Max_uint8_T MinIdInt8 Min_int8_T MaxIdUint8 Max_uint8_T MaxIdUint8 Max_uint8_T MaxIdUint8 Max_uint8_T MaxIdUint8 Max_uint8_T MooleanTrueId BooleanFalseId TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdInt32	MAX_int32_T
MaxIdInt16MAX_int16_TMinIdInt16MIN_int16_TMaxIdUint16MAX_uint16_TMaxIdInt8MAX_int8_TMinIdInt8MIN_int8_TMaxIdUint8MAX_uint8_TBooleanTrueIdtrueBooleanFalseIdfalseTypeLimitIdReplacementHeaderFile None	MinIdInt32	MIN_int32_T
MinIdInt16 MIN_int16_T MaxIdUint16 MAX_uint16_T MaxIdInt8 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdUint32	MAX_uint32_T
MaxIdUint16 MAX_uint16_T MaxIdInt8 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdInt16	MAX_int16_T
MaxIdInt8 MAX_int8_T MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MinIdInt16	MIN_int16_T
MinIdInt8 MIN_int8_T MaxIdUint8 MAX_uint8_T BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdUint16	MAX_uint16_T
MaxIdUint8 MAX_uint8_T BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdInt8	MAX_int8_T
BooleanTrueId true BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MinIdInt8	MIN_int8_T
BooleanFalseId false TypeLimitIdReplacementHeaderFile MemSecPackage None	MaxIdUint8	MAX_uint8_T
TypeLimitIdReplacementHeaderFile MemSecPackage None	BooleanTrueId	true
MemSecPackage None	BooleanFalseId	false
	TypeLimitIdReplacementHeaderFile	
MemSecDataConstants Default	MemSecPackage	None
	MemSecDataConstants	Default

MemSecDataIO	Default
MemSecDataInternal	Default
MemSecDataParameters	Default
MemSecFuncInitTerm	Default
MemSecFuncExecute	Default
MemSecFuncSharedUtil	Default

Table6.17.AHRS_voterConfigurationSet.Components(8).Components(2) [64].ReplacementTypes

Field	Value
double	
single	
int32	
int16	
int8	
uint32	
uint16	
uint8	
boolean	
int	
uint	
char	
uint64	
int64	

Table 6.18. HDL Coder

Property	Value
HDLSubsystem	AHRS_voter
Workflow	Generic ASIC/FPGA
TargetPlatform	
ReferenceDesign	
ReferenceDesignPath	
CoeffPrefix	coeff
InputType	std_logic_vector
OutputType	Same as input type
ScalarizePorts	off
CoeffMultipliers	Multiplier
ResetType	Asynchronous
FIRAdderStyle	linear

MultiplierInputPipeline	0
MultiplierOutputPipeline	0
FoldingFactor	1
NumMultipliers	-1
OptimizeForHDL	off
TimingControllerPostfix	_tc
OptimizeTimingController	on
TimingControllerArch	default
CastBeforeSum	on
TCCounterLimitCompOp	>=
CheckHDL	off
EnablePrefix	enb
ClockEnableInputPort	clk_enable
ClockEnableOutputPort	ce_out
ClockInputPort	clk
ClockEdge	Rising
ResetInputPort	reset
SimulatorFlags	
HDLCompileFilePostfix	_compile.do
HDLCompileInit	vlib %s\n
HDLCompileTerm	
HDLCompileVerilogCmd	vlog %s %s\n
HDLCompileVHDLCmd	vcom %s %s\n
EnableForGenerateLoops	on
HDLMapFilePostfix	_map.txt
HDLMapSeparator	
HDLSimCmd	vsim -novopt %s.%s\n
HDLSimFilePostfix	_sim.do
HDLSimProjectFilePostfix	_init.do
HDLSimInit	onbreak resume\nonerror resume\n
HDLSimProjectCmd	project addfile %s\n
HDLSimProjectTerm	project compileall\n
HDLSimProjectInit	project new . %s work\n
HDLSimTerm	run -all\n
HDLSimViewWaveCmd	add wave sim:%s\n
HDLSynthTool	None
HDLSynthCmd	
HDLSynthFilePostfix	
HDLSynthInit	

LSynthLibSpec LSynthTerm	
LSynthTerm	
ervedWordPostfix _rsv	svd
ckGenerateLabel _ge	en
DLLibraryName wo	ork
SingleLibrary off	· ·
DLArchitectureName rtl	
ckProcessPostfix _pr	rocess
nplexImagPostfixim	n
nplexRealPostfix _re	9
ityConflictPostfix _blo	lock
tancePrefix u_	
tancePostfix	
tanceGenerateLabel _ge.	en
putGenerateLabel out	tputgen
kagePostfix _pk	kg
itEntityArch off	· ·
tEntityFilePostfix _en	ntity
itArchFilePostfix _ar	rch
torPrefix vec	ctor_of_
ckInputs Sin	ngle
ggerAsClock off	
nditionalizePipeline off	
erControlPorts off	
RisingEdge off	,
getDirectory hdl	lsrc
getSubdirectory Mo	odel
AScriptGeneration on	
dInputRegister on	
lOutputRegister on	
dPipelineRegisters off	
elinePostfix _pij	ipe
utPort filte	er_in
putPort filte	er_out
cDelayPort filte	er_fd
ne filte	er
noveResetFrom Non	ne
etAssertedLevel Act	tive-high

ReuseAccum	off
ScaleWarnBits	3
SerialPartition	-1
DALUTPartition	-1
DARadix	2
CoefficientSource	Internal
CoefficientMemory	Registers
InputComplex	off
AddRatePort	off
InputDataType	
GenerateHDLCode	on
GenerateModel	on
GenerateTB	off
GenerateCEGenModel	off
ObfuscateGeneratedHDLCode	off
Traceability	off
ResourceReport	off
OptimizationReport	off
ErrorCheckReport	on
HDLGenerateWebview	off
IPCoreReport	off
Recommendations	off
RequirementComments	on
Backannotation	off
HierarchicalDistPipelining	off
PreserveDesignDelays	off
AcquireDesignDelaysForEMLOptimizations	off
ClockRatePipelining	on
CRPWithoutFlattening	on
UseCRPAlternativeStrategy	off
IncreaseCRPBudget	on
AdaptivePipelining	on
MinDelaysRequiredAtLocalMultirateOutput	1
ClockRatePipelineOutputPorts	off
CriticalPathEstimation	off
StaticLatencyPathAnalysis	off
optimizeserializer	on

shareequalwl	on
sharedmulsign	Signed
MultiplierPromotionThreshold	0
RoutingFudgeFactor	0.5000
OptimizationCompatibilityCheck	off
NumCriticalPathsEstimated	1
CriticalPathEstimationFile	criticalPathEstimated
SLPAFile	staticLatPathAnalysis
SLPALoopsFile	staticLatLoops
HardwarePipeliningCharacterizationFile	
HighlightFeedbackLoops	on
HighlightFeedbackLoopsFile	highlightFeedbackLoop
HighlightClockRatePipeliningDiagnostic	on
HighlightClockRatePipeliningFile	highlightClockRatePipelining
DistributedPipeliningBarriers	on
DistributedPipeliningBarriersFile	highlightDistributedPipeliningBarriers
BlocksWithNoCharacterizationFile	highlightCriticalPathEstimationOffending- Blocks
AXIStreamingTransformFeatureControl	off
SerializerRatioThreshold	8192
RetimingCP	off
RetimingCPFile	highlightRetimingCP
ClearHighlightingFile	clearhighlighting
FunctionallyEquivalentRetiming	on
DistributedPipeliningPriority	Numerical Integrity
RetimingDetails	on
CriticalPathDetails	off
SignalNamesMangling	off
GuidedRetiming	off
LatencyConstraint	0
ReduceMatchingDelays	on
OptimizationData	
CPGuidanceFile	
CPAnnotationFile	
HandleAtomicSubsystem	on
OptimizeMdlGen	on
MulticyclePathInfo	off
MulticyclePathConstraints	off
MpswArchCaseWhen	off

FloatingPointTargetConfiguration	
GenerateTargetComps	on
NativeFloatingPoint	off
FPToleranceValue	1.0000e-07
FPToleranceStrategy	DEFAULT
nfpLatency	DEFAULT
nfpDenormals	DEFAULT
sschdlMatrixVectorProductEarlyElaborate	off
sschdlMatrixProductSumCustomLatency	-1
AlteraBackwardIncompatibleSinCosPipeline	off
FamilyDevicePackageSpeed	
ToolName	
SynthesisToolChipFamily	
SynthesisToolDeviceName	
SynthesisToolPackageName	
SynthesisToolSpeedValue	
SynthesisTool	
SynthesisProjectAdditionalFiles	
SimulationLibPath	
XilinxSimulatorLibPath	
AdderSharingMinimumBitwidth	0
MultiplierSharingMinimumBitwidth	0
MultiplyAddSharingMinimumBitwidth	0
ShareAdders	off
ShareMultipliers	on
ShareMultiplyAdds	on
ShareMATLABBlocks	on
ShareAtomicSubsystems	on
ShareFloatingPointIPs	on
PipelinedSharing	on
OptimizeCRPSharingRegisters	on
ClockRatePipeliningBudgetCheck	off
EnableFPGAWorkflow	off
FPGAWorkflowParameters	
GainMultipliers	Multiplier
ProductOfElementsStyle	linear
UserComment	
CustomFileHeaderComment	

DateComment on SafeZeroConcat on SumOfElementsStyle linear TargetLanguage VHDL Oversampling 1 ClockRatePipeliningFraction 1 Verbosity 1 TestBenchName filter_tb MultifileTestBench off IgnoreDataChecking 0 TestBenchPostfix data TestBenchDataPostfix data TestBenchStimulus - TestBenchStimulus - TestBenchCoeffStimulus - TestBenchRateStimulus - ForceClockEnables on MinimizeGlobalResets off NoResetInitScript on ComplexMulEaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 HoldTime	CustomFileFooterComment	
SumOfElementsStylelinearTargetLanguageVHDLOversampling1ClockRatePipeliningFraction1Verbosity1TestBenchNamefilter_tbMultifileTestBenchoffIgnoreDataChecking0TestBenchDataPostfix_dataTestBenchDataPostfix_dataTestBenchStimulus	DateComment	on
TargetLanguage VHDL Oversampling 1 ClockRatePipeliningFraction 1 Verbosity 1 TestBenchName filter_tb MultifileTestBench off IgnoreDataChecking 0 TestBenchPostfix	SafeZeroConcat	on
Oversampling 1 ClockRatePipeliningFraction 1 Verbosity 1 TestBenchName filter_tb MultifileTestBench off IgnoreDataChecking 0 TestBenchDataPostfixtb TestBenchStimulus TestBenchStimulus TestBenchUserStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchRateStimulus TestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus TestBenchCoeffStimulus TestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus ToestBenchRateStimulus TorecClockEnable On MinimizeGlobalResets Off MinimizeGlobalResets Off NoResetInitScript OcomplexMulElaboration MultiplyAddBlock TlattenBus Off TestBenchClockEnableDelay I ForceClock On ClockHighTime S ClockLowTime S ClockLowTime ToestBenchInputs On ForceReset On ForceReset On ForceReset On InitializeTestBenchInputs Off ResetLength Z TestBenchReferencePostFix CenerateValidationModel Off	SumOfElementsStyle	linear
ClockRatePipeliningFraction 1 Verbosity 1 TestBenchName filter_tb MultifileTestBench off IgnoreDataChecking 0 TestBenchDataPostfix	TargetLanguage	VHDL
Verbosity 1 TestBenchName filter_tb MultifileTestBench off IgnoreDataChecking 0 TestBenchDataPostfixtb TestBenchDataPostfix	Oversampling	1
TestBenchName filter_tb MultifileTestBench off IgnoreDataChecking 0 TestBenchPostfixtb TestBenchDataPostfixdata TestBenchStimulus TestBenchUserStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchRateStimulus TestBenchRateStimulus ForceClockEnable on MinimizeClockEnables off MinimizeGlobalResets off NoResetInitializationMode InsideModule NoResetInitialization MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock OmplexMulElaboration MultiplyAddBlock FlattenBus off ClockLighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFixref GenerateValidationModel off	ClockRatePipeliningFraction	1
MultifileTestBench IgnoreDataChecking O TestBenchPostfix Lib TestBenchDataPostfix Lodata TestBenchStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchRateStimulus ToetBenchRateStimulus ToetBenchRateStimulus ToetBenchRateStimulus ToetBenchRateStimulus ToetBenchRateStimulus ToetBenchRateStimulus ToetBenchRateStimulus TorceClockEnable On MinimizeClockEnables Off MinimizeGlobalResets Off NoResetInitializationMode InsideModule NoResetInitiScript NoresetInitsCript NoresetInitsC	Verbosity	1
IgnoreDataChecking0TestBenchPostfix_tbTestBenchDataPostfix_dataTestBenchStimulus	TestBenchName	filter_tb
TestBenchPostfix	MultifileTestBench	off
TestBenchDataPostfixdata TestBenchStimulus TestBenchUserStimulus TestBenchFracDelayStimulus TestBenchCoeffStimulus TestBenchRateStimulus ForceClockEnable on MinimizeClockEnables off MinimizeGlobalResets off NoResetInitializationMode InsideModule NoResetInitScript noresetinitscript.tcl ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs ResetLength 2 TestBenchCleeform off CenerateValidationModel off	IgnoreDataChecking	0
TestBenchStimulus TestBenchUserStimulus TestBenchCoeffStimulus TestBenchCoeffStimulus TestBenchRateStimulus ForceClockEnable MinimizeClockEnables MinimizeGlobalResets Off MoResetInitializationMode NoResetInitScript ComplexMulElaboration FlattenBus ForceClock Off TestBenchClockEnableDelay InsideModule NoResetInitScript OmplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay I ForceClock Om ClockHighTime S ClockLowTime S HoldTime J InputDataInterval O ForceReset On ErrorMargin HoldInputDataBetweenSamples On InitializeTestBenchInputs GenerateValidationModel Off	TestBenchPostfix	_tb
TestBenchUserStimulus TestBenchCoeffStimulus TestBenchRateStimulus ForceClockEnable MinimizeClockEnables MinimizeGlobalResets MoResetInitializationMode NoResetInitScript ComplexMulElaboration FlattenBus ForceClock FlattenBus Off TestBenchClockEnableDelay ForceClock On ClockHighTime ClockLowTime HoldTime InputDataInterval ForceReset InputDataBetweenSamples On InitializeTestBenchInputs Off ResetLength TestBenchReferencePostFix GenerateValidationModel InsideModule Inside	TestBenchDataPostfix	_data
TestBenchFracDelayStimulus TestBenchCoeffStimulus TestBenchRateStimulus ForceClockEnable MinimizeClockEnables MinimizeGlobalResets Off NoResetInitializationMode NoResetInitScript ComplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay 1 ForceClock On ClockHighTime 5 ClockLowTime HoldTime 2 InputDataInterval On ForceReset InputDataBetweenSamples On InitializeTestBenchInputs Off ResetLength CestBenchReferencePostFix GenerateValidationModel On On On On On On On On On O	TestBenchStimulus	
TestBenchCoeffStimulus TestBenchRateStimulus ForceClockEnable on MinimizeClockEnables off MinimizeGlobalResets off NoResetInitializationMode NoResetInitScript noresetinitscript.tcl ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples InitializeTestBenchInputs ResetLength GenerateValidationModel off	TestBenchUserStimulus	
TestBenchRateStimulus ForceClockEnable MinimizeClockEnables Off MinimizeGlobalResets Off NoResetInitializationMode NoResetInitScript noresetinitscript.tcl ComplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay 1 ForceClock On ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval O ForceReset On ErrorMargin HoldInputDataBetweenSamples InitializeTestBenchInputs ResetLength GenerateValidationModel On	TestBenchFracDelayStimulus	
ForceClockEnable MinimizeClockEnables Off MinimizeGlobalResets Off NoResetInitializationMode NoResetInitScript NoResetIn	TestBenchCoeffStimulus	
MinimizeClockEnables MinimizeGlobalResets Off NoResetInitializationMode NoResetInitScript noresetinitscript.tcl ComplexMulElaboration MultiplyAddBlock FlattenBus Off TestBenchClockEnableDelay 1 ForceClock On ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval Oo ForceReset On ErrorMargin HoldInputDataBetweenSamples InitializeTestBenchInputs ResetLength CenerateValidationModel Off Off Off Off Off Off Off Off Off Of	TestBenchRateStimulus	
MinimizeGlobalResets NoResetInitializationMode NoResetInitScript ComplexMulElaboration FlattenBus FlattenBus Off TestBenchClockEnableDelay ForceClock ClockHighTime ClockLowTime HoldTime 1 ForceReset InputDataInterval ForceReset InputDataBetweenSamples InitializeTestBenchInputs ResetLength TestBenchReferencePostFix GenerateValidationModel InsideModule InsideModule InsideModule InsideModule InsideModule InvisideModule InvisideModule InvisideModule InvisideModule MultiplyAddBlock IndializeTestEnder Infide Infide Infide Infide InsideModule InvisideModule InvisideModule InvisideModule InvisideModule InsideModule InvisideModule InvisideModule InsideModule InvisideModule InvisideModule InsideModule InvisideModule Infide InsideModule InvisideModule InsideModule InvisideModule InvisideModule InsideModule InvisideModule	ForceClockEnable	on
NoResetInitializationMode NoResetInitScript ComplexMulElaboration FlattenBus FlattenBus ForceClock ClockHighTime ClockLowTime HoldTime ForceReset ForceReset InputDataInterval ForceReset IndufunputDataBetweenSamples InitializeTestBenchInputs ResetLength TestBenchReferencePostFix GenerateValidationModel InsideModule MultiplyAddBlock On 1 4 4 4 4 4 4 4 4	MinimizeClockEnables	off
NoResetInitScript noresetinitscript.tcl ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	MinimizeGlobalResets	off
ComplexMulElaboration MultiplyAddBlock FlattenBus off TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	NoResetInitializationMode	InsideModule
FlattenBus TestBenchClockEnableDelay ForceClock ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval ForceReset on ErrorMargin HoldInputDataBetweenSamples InitializeTestBenchInputs ResetLength TestBenchReferencePostFix GenerateValidationModel on on off forceReset of	NoResetInitScript	noresetinitscript.tcl
TestBenchClockEnableDelay 1 ForceClock on ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	ComplexMulElaboration	MultiplyAddBlock
ForceClock ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples InitializeTestBenchInputs ResetLength CenerateValidationModel on GenerateValidationModel	FlattenBus	off
ClockHighTime 5 ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	TestBenchClockEnableDelay	1
ClockLowTime 5 HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	ForceClock	on
HoldTime 2 InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	ClockHighTime	5
InputDataInterval 0 ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	ClockLowTime	5
ForceReset on ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	HoldTime	2
ErrorMargin 4 HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	InputDataInterval	0
HoldInputDataBetweenSamples on InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	ForceReset	on
InitializeTestBenchInputs off ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	ErrorMargin	4
ResetLength 2 TestBenchReferencePostFix _ref GenerateValidationModel off	HoldInputDataBetweenSamples	on
TestBenchReferencePostFix _ref GenerateValidationModel off	InitializeTestBenchInputs	off
GenerateValidationModel off	ResetLength	2
	TestBenchReferencePostFix	_ref
RAMMappingThreshold 256	GenerateValidationModel	off
	RAMMappingThreshold	256

MapPipelineDelaysToRAM	off
RemoveRedundantCounters	on
ReplaceUnitDelayWithIntegerDelay	on
ConcatenateDelays	on
MergeDelaysOnFanouts	on
FoldDelaysToConstant	on
RAMArchitecture	WithClockEnable
InlineMATLABBlockCode	off
InlineHDLCode	off
MaskParameterAsGeneric	off
FlattenSharedSubsystems	off
StringTypeSupport	off
DeleteUnusedPorts	on
BalanceDelays	on
TargetFrequency	0
ExtraEffortMargin	1
MaxOversampling	Inf
MaxComputationLatency	1
MultiplierPartitioningThreshold	Inf
TreatDelayBalancingFailureAs	Error
TransformDelaysWithControlLogic	on
TransformNonZeroInitValDelay	on
DelayElaborationLimit	20
GenerateCoSimBlock	off
HDLCodeCoverage	off
GenerateHDLTestBench	on
GenerateCoSimModel	None
GenerateSVDPITestBench	None
SimulationTool	Mentor Graphics Modelsim
CoSimModelSetup	CosimBlockAndDut
SynthesisOnDirective	
SynthesisOffDirective	
LoopUnrolling	off
InlineConfigurations	on
UseAggregatesForConst	off
UseVerilogTimescale	on
Timescale	`timescale 1 ns / 1 ns
VerilogFileExtension	.v
SystemVerilogFileExtension	.sv

VHDLFileExtension	.vhd
CodeGenerationOutput	GenerateHDLCode
GeneratedModelName	
GeneratedModelNamePrefix	gm_
ValidationModelNameSuffix	_vnl
UseDotLayout	off
ShowCodeGenPIR	off
SerializeModel	0
SerializeIO	0
AutoRoute	on
AutoPlace	on
InterBlkHorzScale	1.7000
InterBlkVertScale	1.2000
CustomDotPath	
HighlightAncestors	on
HighlightColor	cyan
InitializeBlockRAM	on
InitializeRealPort	off
MapVectorPortToStream	off
UseFileIOInTestBench	on
TurnkeyWorkflow	off
AlteraWorkflow	off
GenerateFILBlock	off
CoSimLibPostfix	_cosim
TestBenchInitializeInputs	off
MinimizeIntermediateSignals	off
GenerateCodeInfo	off
GatewayoutWithDTC	off
IncrementalCodeGenForTopModel	off
HDLWFSmartbuild	on
HDLCodingStandard	None
HDLCodingStandardCustomizations	
ReferenceDesignParameter	
HDLLintTool	None
HDLLintInit	
HDLLintTerm	
HDLLintCmd	
ModulePrefix	
DetectBlackBoxNameCollision	Warning

System Model Configuration

PIRTB	on
PIRTC	off
EmitNetlist	off
UsePipelinedToolboxFunctions	on
savepirtoscript	off
ConcatenateHDLModules	off
AMS	off
ML2PIR	off
OptimBetweenMATLABAndSimulink	off
EnableTestpoints	off
TraceabilityStyle	Line Level
TreatRealsInGeneratedCodeAs	Error
EnumEncodingScheme	default
BuildToProtectModel	off
OptimizeConstants	on
StreamingMatrix	off
HDLDTO	off

Chapter 7. Glossary

Atomic Subsystem. A subsystem treated as a unit by an implementation of the design documented in this report. The implementation computes the outputs of all the blocks in the atomic subsystem before computing the next block in the parent system's block execution order (sorted list).

Block Diagram. A Simulink block diagram represents a set of simultaneous equations that relate a system or subsystem's inputs to its outputs as a function of time. Each block in the diagram represents an equation of the form y = f(t, x, u) where t is the current time, u is a block input, y is a block output, and x is a system state (see the Simulink documentation for information on the functions represented by the various types of blocks that make up the diagram). Lines connecting the blocks represent dependencies among the blocks, i.e., inputs whose current values are the outputs of other blocks. An implementation of a design described in this document computes a root or atomic system's outputs at each time step by computing the outputs of the blocks in an order determined by block input/output dependencies.

Block Parameter. A variable that determines the output of a block along with its inputs, for example, the gain parameter of a Gain block.

Block Execution Order. The order in which Simulink evaluates blocks during simulation of a model. The block execution order determined by Simulink ensures that a block executes only after all blocks on whose outputs it depends are executed.

Checksum. A number that indicates whether different versions of a model or atomic subsystem differ functionally or only cosmetically. Different checksums for different versions of the same model or subsystem indicate that the versions differ functionally.

Design Variable. A symbolic (MATLAB) variable or expression used as the value of a block parameter. Design variables allow the behavior of the model to be altered by altering the value of the design variable.

Signal. A block output, so-called because block outputs typically vary with time.

Virtual Subsystem. A subsystem that is purely graphical, i.e., is intended to reduce the visual complexity of the block diagram of which it is a subsystem. An implementation of the design treats the blocks in the subsystem as part of the first nonvirtual ancestor of the virtual subsystem (see Atomic Subsystem).

Chapter 8. About this Report

Table of Contents

8.1. Report Overview	79
8.2. Root System Description	79
8.3. Subsystem Descriptions	
8.4. State Chart Descriptions	80

8.1. Report Overview

This report describes the design of the AHRS_voter system. The report was generated automatically from a Simulink model used to validate the design. It contains the following sections:

Model Version. Specifies information about the version of the model from which this design description was generated. Includes the model checksum, a number that indicates whether different versions of the model differ functionally or only cosmetically. Different checksums for different versions indicate that the versions differ functionally.

Root System. Describes the design's root system.

Subsystems. Describes each of the design's subsystems.

Design Variables. Describes system design variables, i.e., MATLAB variables and expressions used as block parameter values.

System Model Configuration. Lists the configuration parameters, e.g., start and stop time, of the model used to simulate the system described by this report.

Requirements. Shows design requirements associated with elements of the design model. This section appears only if the design model contains requirements links.

Glossary. Defines Simulink terms used in this report.

8.2. Root System Description

This section describes a design's root system. It contains the following sections:

Diagram. Simulink block diagram that represents the algorithm used to compute the root system's outputs.

Description. Description of the root system. This section appears only if the model's root system has a Documentation property or a Doc block.

Interface. Name, data type, width, and other properties of the root system's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the root system has input or output ports.

Blocks. This section has two subsections:

- **Parameters.** Describes key parameters of blocks in the root system. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, i.e., blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which blocks must be executed at each time step in order to ensure that each block's inputs are available when it executes.

State Charts. Describes state charts used in the root system. This section appears only if the root system contains Stateflow blocks.

8.3. Subsystem Descriptions

This section describes a design's subsystems. Each subsystem description contains the following sections:

Checksum. This section appears only if the subsystem is an atomic subsystem. The checksum indicates whether the version of the model subsystem used to generate this report differs functionally from other versions of the model subsystem. If two model checksums differ, the corresponding versions of the model differ functionally.

Diagram. Simulink block diagram that graphically represents the algorithm used to compute the subsystem's outputs.

Description. Description of the subsystem. This section appears only if the subsystem has a Documentation property or contains a Doc block.

Interface. Name, data type, width, and other properties of the subsystem's input and output signals. The number of the block port that outputs the signal appears in angle brackets appended to the signal name. This section appears only if the subsystem is atomic and has input or output ports.

Blocks. Blocks that this subsystem contains. This section has two subsections:

- **Parameters.** Key parameters of blocks in the subsystem. This section also includes graphical and/or tabular representations of lookup table data used by lookup table blocks, blocks that use lookup tables to compute their outputs.
- **Block Execution Order.** Order in which the subsystem's blocks must be executed at each time step in order to ensure that each block's inputs are available when the block executes .This section appears only if the subsystem is atomic. Note: in Acrobat(PDF) reports, the number in square brackets next to the block name is a hyperlink to the block parameter table. The number has no model significance.

State Charts. Describes state charts used in the subsystem. This section appears only if the root system contains Stateflow blocks.

8.4. State Chart Descriptions

This section describes the state machines used by Stateflow blocks to compute their outputs, i.e., Stateflow blocks. Each state machine description contains the following sections:

Chart. Diagram representing the state machine.

States. Describes the state machine's states. Each state description includes the state's diagram and diagrams and/or descriptions of graphical functions, Simulink functions, truth tables, and MATLAB functions parented by the state.

Transitions. Transitions between the state machine's states. Each transition description specifies the values of key transition properties. Appears only if a transition has properties that do not appear on the chart.

Junctions. Transition junctions. Each junction description specifies the values of key junction properties. Appears only if a junction has properties that do not appear on the chart.

Events. Events that trigger state transitions. Each event description specifies the values of key event properties.

Data. Data types and other properties of the Stateflow block's inputs, outputs, and other state machine data.

Targets. Executable implementations of the state machine used to compute the outputs of the corresponding Stateflow block.

MATLAB Supporting Functions. List of functions invoked by MATLAB functions defined in the chart.