Homework #1 (v180404)

(Deadline: 11:59PM PDT, April 20, 2018)

Name (Last, First): Yang, Ryan Student Id #: 404 904 494

INSTRUCTIONS

This homework is to be done individually. You may use any tools or refer to published papers or books, but may not seek help from any other person or consult solutions to prior exams or homeworks from this or other courses (including those outside UCLA). You're allowed to make use of tools such as Logisim, WolframAlpha (which has terrific support for boolean logic) etc.

You must submit all sheets in this file based on the procedure below. Because of the grading methodology, it is much easier if you print the document and answer your questions in the space provided in this problem set. It can be even easier if you answer in electronic form and then download the PDF. Answers written on sheets other that the provided space will not be looked at or graded. Please write clearly and neatly - if we cannot easily decipher what you have written, you will get zero credit

SUBMISSION PROCEDURE: You need to submit your solution online at Gradescope (https://gradescope.com/). Please see the following guide from Gradescope for submitting homework. You'd need to upload a PDF and mark where each question is answered.

http://gradescope-static-assets.s3-us-west-2.amazonaws.com/help/submitting_hw_guide.pdf

A 6-bit decoder takes in 6 address bits, addr[5:0], and for all possible binary combinations of the address, only assert one of the outputs, dec[n-1:0], HIGH where n is the number of outputs. We discuss this as a building block later as a common block for a memory. Note that in a memory often 10-20 bits of address are decoded, so this is a greatly simplified design problem.

(a) How many combinations of the 6 address bits are there (in other words, how many outputs does this logic have)?

Now, a pre-decoder is a logic block that processes only a subset of the input address bits. Let the 0^{th} pre-decode output, pdec[0], be asserted HIGH (1'b1) when addr[5:2] are all LOWs (4'b0000) and addr[1:0] are don't cares.

- (b) Write the output, pdec[0], as a Boolean function of addr[5:0], in fully-disjunctive normal form.
- (c) Write the output, pdec[0], as a simplified Boolean function of inputs.
- (d) In some decoder implementation, the output, pdec[0] for instance, is asserted LOW (1'b0). Write a simplified Boolean expression of the output, pdec[0], in Normal Form.
- (e) Implement the function in (c) using only 2-input NAND gates.
- (f) Implement the function in (c) using 2-input NAND and NOR gates.


 Answer the question for all parts in the space below.

b) Let 5 be f 3 0 be a

(frendricharb) v(frendricharb) v (frendricharb) V (frendricharb)


(frendre)

(Frendrinanb) v (Frendrinanb) v (Frendrinanb)
v (Frendrinanb)




ASCII (American Standard Code for Information Interchange) is a standard way to represent characters in binary. It takes 7-bits to represent an assortment of different characters including the alphabet (both lower and upper case), numbers from 0-9, and various symbols. In this problem, the input, *ascii*[6:0], can only be one of the alphanumeric characters (no symbols). Design the logic for the three outputs, *alphaCap*, *alphaNoCap*, and *numbers*.

- (a) Write the truth table for each of the three outputs. Since there are many don't care conditions, condense the table as needed.
- (b) Based on your result in (a), write the simplified Boolean expression as a function of ascii[6:0]. Feel free to use any logic simplification methods such as K-map.



alpha No Cap




Consider the two Boolean functions below. Try to implement the logic using the fewest number of n-input NAND gates n-input NOR. Only true inputs (a,b,c,d) are used. You may need to simplify the logic.

$$Y = \neg ((\neg a \land c) \land (d \lor b)) \land (\neg b \lor c \lor d) \land (\neg ((a \land \neg b) \lor (\neg a \land b)) \lor \neg c \lor \neg d)$$
(a)

(b)
$$Z = \neg (\neg ((a \land b) \lor \neg c) \lor (d \lor e) \lor \neg a)$$


Answer the question for all parts in the space below.

[a v (a x 5) - v (a x d) v (c x d) v (c x d) v (c x d) v (b x a) v (b x d) v (b x c) v (c x d) x [(a x b) v (b x c) v c v d] [(a x b) v (b x c) v c v d]




b)
$$\neg (\neg ((anb) \lor \neg c) \lor (dve) \lor \neg a)$$

 $= \neg ((c\bar{a}\lor\bar{b}) \land c) \lor (dve) \lor \bar{a}$
 $= ((anb) \lor \bar{c}) \land (\bar{d}\land\bar{e}) \land a)$
 $= ((anb) \lor \bar{c}) \land (an\bar{d}\land\bar{e})$
 $= (anb) \lor \bar{c}) \land (an\bar{d}\land\bar{e})$
 $= (anb) \lor \bar{c}) \land (\bar{c}\land a\land\bar{d}\land\bar{e})$



Time is often represented with HOUR:MINUTE:SECOND {AM,PM}. There are many ways of representing this information. Let's consider two. First is to use a separate binary number for each of the four fields. A second is to use a single binary number representing the number of seconds from midnight.


- (a) How many bits does one need to represent the first method? Show the result for the start time of the lecture.
- (b) How many bits does one need to represent the second method? Show the result for the end time of the lecture.
- (c) To calculate time difference most easily, what would be the better choice? Explain your answer.
- (d) To display the time on a clock, what would be the better choice? Explain your answer.
- (e) An additional field is actually needed to represent time zone. Time zone can be expressed as deviation from GMT and can be +14 to -11:45. What is the minimum number of bits one needs to indicate the shift due to time zone?



- C) To calculate the difference, it would be easier to use the and Method since it would require less computation since the only computation would be to subtract the number of seconds from one to the other
- d) To display time on a clock, method I would be better since it's easier to compute the hour, minute, second without using any modulo equations, in like method 2 which would have to perform modulo equations in order to solve for hour, minute, 3 second
 - e) since there are 38 different time zones, the additional field that can be used to represent timezone could be represented by 6 additional bits. Since 26738, we only need 6 bits to indicate a shift in time zone. Since there are 26 possible combinations which we can use to represent the 38 time zones

	A	В	С	D	Υ
	0	0	0	0	1
W	0	0	0	1	X
		0	1	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	0	1	1
	0	1	1	0	1
	0	1	1	1	0
	1	0	0	0	1
	1	0	0	1	1
	1	0	1	0	Х
	1	0	1	1	0
	1	1	0	0	1
	1	1	0	1	Х
	1	1	1	0	1
	1	1	1	1	1

- (a) Draw K-Map of the function corresponding to the truth table shown above. Identify on the K-Map the prime implicants of the function and identify which of the prime implicants (if any) are essential.
- (b) Write the minimum cover as a sum-of-product Boolean function using the prime implicants found in (a)
- (c) Draw the K-Map of the complement function, Y'. Identify on the K-Map the prime implicants of the function and identify which of the prime implicants (if any) are essential.
- (d) Write the minimum cover as a sum-of-product Boolean function using the prime implicants found in (c).
- (e) Write the complement function, Y', as a minimal product-of-sum.
- (f) Draw the truth table of the dual of the function Y, YD.



0100 1001 1011 1010 0100 0101 0111 0110 0000 0001 0011 0010 prime emplicants:
bajacb, do job

Ca


Essential Implicants:
do, ba, dobjet

Prof. C.K. Yang

UCLA | EEM16/CSM51A | Spring 2018

(IMPORTANT: Keep this page in submission even if left unused)

c) complement = (avc) x(bva) x(dvcvb) x(cvb)



\$) 4,00 Pd. 3)

d) (c n 5) v (d n c n a) v (d n c n b n a)

e) complement = (duc) n(bva) n(dvavb) n(cub)

UCLA | EEM16/CSM51A | Spring 2018

Prof. C.K. Yang

(IMPORTANT: Keep this page in submission even if left unused)

f) Dual= (d vc) \((bva) \((d vc vb) \((c v b) \)

Truth Table

A	B		C	D	('	4	
0	0	Ö	,	6		0	
0	0		2		+	0	
0	0		1	0		0	-
0	0			1		0	
0			೦	O	ar pro-	1	-
0	1		0	1			
0	1		1	0		0	
0			1	1		ò	
1	0	1	0	U		1	
	0		0			0	-
	O	1	1	10		0	PARTIE.
	0			1		1	
	1			0			-
				7 1		1	
\		-		0	_	0	and head on the first of
	1			1		0	The state of the s