



	Project Name	Poorman's ALU (PALU)	Test Design By	Ryan Woodward	
	Module Name	Milestone 5	Test Design Date	04-14-2023	
	Release Version	4.0	Test Executor	Ryan Woodward	
			Test Execution Date	04-14-2023	
Pre-Condition	Development Environments and GCC Compiler Functioning, ModelSim				
Dependencies	N/A				
Test Priority	High				
Test Case #	Test Title	Test Summary	Test Steps	Test Data	Results
1	C Program GPIO functional test	Testing the C program to see if the code that interacts with the GPIO pins works with a test circuit	<ul style="list-style-type: none"><li>- Run the programmer in Quartus of the "testPALU" project</li><li>- Run the C program "poormansALU_ms4' from Putty Terminal</li><li>- Enter two values as prompted by the program</li><li>- The system should display the values entered on the hex display</li></ul>	Any two single digit numbers	<b>SUCCESS</b> The values entered into the terminal are properly displayed on the HEX segment. This test was successful when using the DE10 Computer image from intel.
2	C Program GPIO functional test (w/ PALU circuit)	Testing the C Program to see if the the C code properly interacts with the circuit (of the PALU project) on the FPGA	<ul style="list-style-type: none"><li>- Run the programmer in Quartus of the "testPALU" project</li><li>- Run the C program "poormansALU_ms4' from Putty Terminal</li><li>- Enter two values as prompted by the program</li></ul>	PALU truth table (pg 13 of MS 4 document)	<b>SUCCESS</b> The values entered in the C program properly display in the 7-segment display when using

		through the GPIO pins	<ul style="list-style-type: none"> <li>- The system should display the values entered on the hex display</li> </ul>		the DE10-std Computer Image
3	Functional Simulation test of the 'poormansALU' circuit	Running simulations (in Modelsim) to verify the circuits' operation. This circuit is not the completed project but the integration of the three primary circuit to create an ALU (mux, bool logic unit, arithmetic unit)	<ul style="list-style-type: none"> <li>- Open the poormansALU project</li> <li>- Create new University Waveform File</li> <li>- Set the parameters: <ul style="list-style-type: none"> <li>- 15us length with 1us intervals</li> <li>- Add the inputs and output nodes</li> </ul> </li> <li>- Run the simulation</li> <li>- Verify the results of the simulation match the truth table</li> </ul>	poormansALU truth table (pg 13 of MS 4 document)	<b>SUCCESS</b> The results of the simulation match the truth table
4	Hardware Test of the poormansALU circuit	This test involves testing the poormansALU circuit on the DE10-standard board itself and verifying the result from the simulation and metrics of the truth table	<ul style="list-style-type: none"> <li>- Open the poormansALU project</li> <li>- Open the Assignment tab - pin planner</li> <li>- Set the inputs to the switches <ul style="list-style-type: none"> <li>- 8 for t 4-bit numbers</li> <li>- 2 for selectors <ul style="list-style-type: none"> <li>- MUX</li> <li>- Arith unit (+/-)</li> </ul> </li> </ul> </li> <li>- Set outputs to the LEDs (x5) <ul style="list-style-type: none"> <li>- 1 4-bit output</li> <li>- 1 carry/borrow out</li> </ul> </li> <li>- Compile and Synthesize the project</li> <li>- Open the programmer and add the SoC device</li> <li>- Run the programmer</li> <li>- Verify the results with the truth table</li> </ul>	poormansALU truth table (pg 13 of MS 4 document)	<b>SUCCESS</b> The LEDs correspond to the truth tables outputs. The switches properly select the arithmetic operation and which result is passed through the MUX
5	Functional Simulation test of the 'PoormansALU_project'	This test involves running functional simulations of the PoormansALU_project circuit. This circuit	<ul style="list-style-type: none"> <li>- Open the poormansALU project</li> <li>- Create new University Waveform File</li> <li>- Set the parameters: <ul style="list-style-type: none"> <li>- 15us length with 1us intervals</li> <li>- Add the inputs and output nodes</li> </ul> </li> </ul>	PoormansALU_Project truth table (pg 15 of MS4 document)	<b>SUCCESS</b> The outputs (of the seven segment) match the truth table

	circuit	is the complete project circuit that includes a poormansALU circuit and a BCD decoder circuit	<ul style="list-style-type: none"> <li>- Run the simulation</li> <li>- Verify the results of the simulation match the truth table</li> </ul>		
<b>6</b>	Hardware Test of the PoormansALU_project circuit	This test will be done to verify the circuits functionality on the DE10 standard board	<ul style="list-style-type: none"> <li>- Open the poormansALU project</li> <li>- Open the Assignment tab - pin planner</li> <li>- Set the inputs to the switches <ul style="list-style-type: none"> <li>- 8 for t 4-bit numbers</li> <li>- 2 for selectors <ul style="list-style-type: none"> <li>- MUX</li> <li>- Arith unit (+/-)</li> </ul> </li> </ul> </li> <li>- Set outputs to an LED and the 2 he displays</li> <li>- Compile and Synthesize the project</li> <li>- Open the programmer and ad the SoC device</li> <li>- Run the programmer</li> <li>- Verify the results with the truth table</li> </ul>	PoormansALU_Project truth table (pg 15 of MS4 document)	<b>SUCCESS</b> The outputs match those of the entered values and the selector switches properly determine operations and output from the MUX
<b>7</b>	Individual Verilog Circuit Tests	This test will be done to verify the results of the circuits abide the truth tables	<ul style="list-style-type: none"> <li>- Similar to hardware tests and functional simulations of VHDL circuits</li> <li>- Abide those steps but for the poormansALU_v project</li> </ul>	PALU truth tables MS5 document	<b>SUCCESS</b> Each of the outputs for the MUX, Boolean logic unit, and the arithmetic unit match those of the truth tables
<b>8</b>	Verilog Poormans ALU Full integrated project	This test will be done to verify the Verilog circuits can be run with the C application	<ul style="list-style-type: none"> <li>- Follow the same steps as above for the pull project test in VHDL tests <b>2 &amp; 3</b></li> </ul>	PALU truth table in MS5 document under PoormansALU_p roject circuit	<b>SUCCESS</b> Each of the tests produced the proper output for addition, subtraction, and MUX

<b>9</b>	ARM Assembly test	Testing the arm assembly code in the VHDL poormans ALU project	<ul style="list-style-type: none"> <li>- 'Make' the poormansALU_ms5 file</li> <li>- Copy the binary file to the board using file zilla</li> <li>- Run the quartus project using the programmer</li> <li>- Execute the binary file in Putty</li> <li>- Enter two values to verify the operations</li> </ul>	PALU truth table in MS5 document	<b>SUCCESS</b> Each of the tests produced the proper output for addition,subtraction, and MUX
<b>10</b>	IP Block Project integration test	Testing the whole PALU project with an IP Block based MUX rather than my own coded MUX	<ul style="list-style-type: none"> <li>- Run the PALU project in the board using the quartus programmer</li> <li>- Execute the project binary in Putty</li> <li>- Enter two 4-bit values</li> <li>- Verify the results</li> </ul>	PALU truth table in MS5 document	<b>SUCCESS</b> Each of the tests produced the proper output for addition,subtraction, and MUX