8051 Instruction Set Quick Reference Card

This card lists all standard 8051 instructions. Modern clone chips may include additional instructions not listed here. Listed cycle lengths may not be correct for modern 8051 clones.

Key to Tables				
<dest8>/<src8></src8></dest8>	argument specifying an 8-bit value (see notes for valid arguments)		addr16	16-bit absolute memory address
<dest1>/<src1></src1></dest1>	argument specifying a single bit (see notes for valid arguments)		addr11	11-bit address that is within the same 2K memory block as the origin address
direct	byte memory address or label		rel	signed 8-bit address relative to the next instruction
bit	bit memory address or specifier		@Ri	absolute 16-bit memory address contained in a register, where i is 0 or 1.
#data8	8-bit immediate value		#data16	16-bit immediate value

Operation		Assembler	Flags	Action	§	Notes
Move	Move Byte	MOV <dest8>, <src8></src8></dest8>		<dest8> = <src8></src8></dest8>	1-2	Args: (A, {Rn, direct, @Ri, #data}), (Rn, {A, direct, #data}), (direct, {A, Rn, direct, @Ri, #data}), (@Ri, {A, direct, #data})
	Move Bit	MOV <dest1>, <src1></src1></dest1>		<dest1> = <src1></src1></dest1>	1-2	Args: (C, bit), (bit, C)
	Load DPTR 16-bit Const	MOV DPTR, #data16		DPTR = #data16	2	Only instruction that moves 16-bits of data at once
	Move Code Byte	MOVC A, @A+ <base-reg></base-reg>		A = @(A + < base-reg >)	2	Args: (A, @A + DPTR), (A, @A + PC); For PC, counts from next instruction
	Move External	MOVX <dest8>, <src8></src8></dest8>		<dest8> = <src8></src8></dest8>	2	Args: (A, @Ri), (A, @DPTR), (@Ri, A), (@DPTR, A)
Add	Add	ADD A, <src8></src8>	C AC OV	$A = A + \langle src8 \rangle$	1	Args: (A, Rn), (A, direct), (A, @Ri), (A, #data8)
	Add with Carry	ADDC A, <src8></src8>	C AC OV	$A = A + C + \langle src8 \rangle$	1	Args: (A, Rn), (A, direct), (A, @Ri), (A, #data8)
Subtract	Subtract with Borrow	SUBB A, <src8></src8>	C AC OV	$A = A - C - \langle src8 \rangle$	1	Args: (A, Rn), (A, direct), (A, @Ri), (A, #data8); CLR C first for no borrow
Multiply	Multiply	MUL AB	C OV	A = (A * B)[7:0]; B = (A * B)[15:8]	4	Args: (AB); OV set if product > 255, else cleared; Carry always cleared
Divide	Divide	DIV AB	C OV	A = A / B; $B = A % B$	4	Args: (AB); OV set on divide by zero, else cleared; Carry always cleared
Logical	Logical-AND for Byte	ANL <dest8>, <src8></src8></dest8>		<dest8 $>$ = $<$ dest8 $>$ AND $<$ src8 $>$	1-2	Args: (A, Rn), (A, direct), (A, @Ri), (A, #data8), (direct, A), (direct, #data8)
 08.60.	Logical-AND for Bit	ANL C, [/] < src1>	С	C = C AND [NOT] < src1>	2	Args: (C, bit), (C, /bit)
	Logical-OR for Byte	ORL <dest8>, <src8></src8></dest8>		<dest8> = <dest8> OR <src8></src8></dest8></dest8>	1-2	Args: (A, Rn), (A, direct), (A, @Ri), (A, #data8), (direct, A), (direct, #data8)
	Logical-OR for Bit	ORL C, [/] <src1></src1>	С	C = C OR [NOT] <src-bit></src-bit>	2	Args: (C, bit), (C, /bit)
	Logical-XOR for Byte	XRL <dest8>, <src8></src8></dest8>		<dest8> = <dest8> XOR <src8></src8></dest8></dest8>	1-2	Args: (A, Rn), (A, direct), (A, @Ri), (A, #data8), (direct, A), (direct, #data8)
	Clear Accumulator	CLR A		A = 0	1	
	Clear Bit	CLR bit	С	bit = 0	1	Args: (C), (bit); Only affects carry flag when arg is C
	Complement Accumulator	CPL A		A = NOT A	1	
	Complement Bit	CPL bit	С	bit = NOT bit	1	Args: (C), (bit); Only affects carry flag when arg is C
	Set Bit	SETB bit	С	bit = 1	1	Args: (C), (bit); Only affects carry flag when arg is C
Rotate	Rotate Accumulator Left	RL A		A = (A[6:0] << 1) OR A[7]	1	
	Rotate Acc Left thru C	RLC A	С	A = (A[6:0] << 1) OR C; C = A[7]	1	
	Rotate Accumulator Right	RR A		A = (A[0] << 7) OR A[7:1]	1	
	Rotate Acc Right thru C	RRC A	С	A = (C << 7) OR A[7:1]; C = A[0]	1	
Binary-	BCD Adjust Acc for ADD	DA A	С	if $((A[0:3] > 9) \text{ OR } (AC == 1))$	1	After using ADD or ADDC to add a pair of BCD formatted values, this will
Coded				then A[3:0] = A[3:0] + 6 if $((A[4:7] > 9) \text{ OR } (C == 1))$ then A[7:4] = A[7:4] + 6		restore the result to BCD format.
Decimal	Exchange Digit	XCHD A, @Ri		A[3:0] = (@Ri)[3:0] (@Ri)[3:0] = A[3:0]	1	Args: (A, @Ri); Exchanges the low order digit in BCD or hexadecimal value
	Swap Nibbles in Acc	SWAP A		A = (A[3:0] << 4) OR A[7:4]	1	Swaps upper and lower digit in BCD or hexadecimal value

8051 Instruction Set Quick Reference Card

Operation		Assembler	§	Action	Notes		
Push/Pop	Push onto Stack	PUSH direct	2	SP = SP + 1, $@SP = direct$			
, . op	Pop from Stack	POP direct	2	direct = @SP, SP = SP - 1			
Reverse	Exchange Accumulator with Byte	XCH A, <byte></byte>	1	A = byte>, = A	Args: (A, Rn), (A, direct), (A, @Ri)		
Increment	Increment	INC <byte></byte>	1	$\langle byte \rangle = \langle byte \rangle + 1$	Args: (A), (Rn), direct, @Ri		
	Increment	INC DPTR	2	DPTR = DPTR + 1	Only 16-bit register that can be incremented		
Decrement	Decrement	DEC <byte></byte>	1	<byte $> = <$ byte $> - 1$	Args: (A), (Rn), direct, @Ri		
Branch	Absolute Jump	AJMP addr11	2	PC = PC + 2, $PC[10:0] = addr11$			
	Long Jump	LJMP addr16	2	PC = addr16			
	Short Jump	SJMP rel	2	PC = PC + 2, $PC = PC + rel$			
	Jump Indirect	JMP @A+DPTR	2	PC = @(A + DPTR)			
Conditional	Compare and Jump if Not Equal	CJNE <dest8>, <src8>, rel</src8></dest8>	2	PC = PC + 3			
Branch				$ \begin{array}{l} if $(<$dest8> != <$rc8>)$ then PC = PC + rel \\ \mbox{if $(<$dest8> < <$rc8>)$ then C = 1 else C = 0; \\ \mbox{Args: $(A$, direct, rel), $(A$, $\#$data8, rel), $(Rn$, Rn, rel), $(Rn$, Rn, rel$	rel), (@Ri, #data8, rel)		
	Decrement and Jump if Not Zero	DJNZ <byte>, rel</byte>	2	PC = PC + 2 <byte> = <byte> - 1 if (<byte> != 0) then PC = PC + rel Args: (Rn, rel), (direct, rel)</byte></byte></byte>			
	Jump if Bit Set	JB bit, rel	2	PC = PC + 3, if (bit == 1) then $PC = PC + rel$			
	Jump if Bit Not Set	JNB bit, rel	2	PC = PC + 3, if (bit == 0) then $PC = PC + rel$			
	Jump if Bit Set and Clear Bit	JBC bit, rel	2	PC = PC + 3, if (bit == 1) then (bit = 0, $PC = PC + 3$)	-rel)		
	Jump if Carry Set	JC rel	2	PC = PC + 2, if $(C == 1)$ then $PC = PC + rel$			
	Jump if Carry Not Set	JNC rel	2	PC = PC + 2, if $(C == 0)$ then $PC = PC + rel$			
	Jump if Accumulator Not Zero	JNZ rel	2	PC = PC + 2, if $(A != 0)$ then $PC = PC + rel$			
	Jump if Accumulator Zero	JZ rel	2	PC = PC + 2, if $(A == 0)$ then $PC = PC + rel$			
Subroutine	Absolute Call	ACALL addr11	2	PC =: PC + 2, SP = SP + 2, (SP) = PC, PC[10:0] =	addrl1		
	Long Call	LCALL addr16	2	PC = PC + 3, $SP = SP + 2$, $(SP) = PC$, $PC = addr16$	3		
Call / Return	Return from Subroutine	RET	2	PC = (@SP)[15:0], SP = SP - 2			
	Return from Interrupt	RETI	2	PC = (@SP)[15:0], SP = SP - 2; Reenables interru	pts of equal or lower priority		
Nop	No Operation	NOP	1	PC = PC + 1	Does nothing for one cycle		

Cycle Ranges

MOV and byte logic instruction cycles depend on arguments as listed below.

1 Cycle	2 Cycles
(A, Rn) (A, direct) (A, @Ri) (A, #data8) (Rn, A) (Rn, #data8) (direct, A)	(Rn, direct) (direct, Rn) (direct, direct) (direct, @Ri) (direct, #data8)

Instruction Size

Instruction size depends entirely on arguments. All instructions use 1 byte for the opcode. The arguments listed below add one or two additional bytes for each appearance in the argument list used.

1 Byte Args	2 Byte Args
addrl1	addrl6
direct	#data16
#data8	
rel	
bit	

Notes

Some Actions are simplified, with multiple steps reduced to a single one. For example, LCALL and ACALL store the 16-bit return address by incrementing the SP and pushing one byte of it twice, rather than incrementing once by two and then writing 16 bytes all at once. This should make no difference to functionality.

The information used here comes from Atmel's 8051 ISA document that can be found here: https://wwl.microchip.com/downloads/en/DeviceDoc/doc0509.pdf Atmel obtained the information from Intel. This document may also contain information published by ARM here (and used to verify the Atmel document): https://www.keil.com/support/man/docs/is51/is51_opcodes.asp Significant additional information can be found in either of these resources. The information in this document is provided explicitly for educational use, under fair-use doctrine, and may include information copyrighted by Intel, Atmel, and/or ARM. This document was not created or published by any of these entities and is not endorsed by them.