


MIPS-4712 General Architecture







Deliverable 2: MIPS-4712 Memory/Port Module



Deliverable 3: Datapath



MIPS-4712 Register File



Number	Name	Comments
\$0	\$zero, \$r0	Always zero
\$1	\$at	Reserved for assembler
\$2, \$3	\$v0, \$v1	First and second return values, respectively
\$4,, \$7	\$a0,, \$a3	First four arguments to functions
\$8,, \$15	\$t0,, \$t7	Temporary registers
\$16,, \$23	\$s0,, \$s7	Saved registers
\$24, \$25	\$t8, \$t9	More temporary registers
\$26, \$27	\$k0, \$k1	Reserved for kernel (operating system)
\$28	\$gp	Global pointer
\$29	\$sp	Stack pointer
\$30	\$fp	Frame pointer
\$31	\$ra	Return address


- Name is the symbolic name used in the MIP assembly language instruction.
- Number is the actual register number.

Example:


```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity registerfile is
  port(
    clk: in std logic;
    rst: in std logic;
    rd addr0: in std logic vector(4 downto 0); --read reg 1
    rd addr1: in std logic vector(4 downto 0); --read reg 2
    wr_addr : in std_logic_vector(4 downto 0); --write register
    wr en: in std logic;
    wr data: in std logic vector(31 downto 0); --write data
    rd data0 : out std logic vector(31 downto 0); --read data 1
    rd_data1 : out std_logic_vector(31 downto 0); --read data 2
           --JAL
           PC 4: in std logic vector(31 downto 0);
           JumpAndLink: in std_logic
    );
end registerfile;
```


```
architecture sync_read of registerfile is
  type reg array is array(0 to 31) of std logic vector(31 downto 0);
  signal regs : reg array;
begin
  process (clk, rst) is
  begin
    if (rst = '1') then
       for i in regs'range loop
         regs(i) <= (others => '0');
       end loop;
    elsif (rising edge(clk)) then
       if (wr en = '1') then
         regs(to integer(unsigned(wr addr))) <= wr data;</pre>
                          regs(0) \le (others => '0'):
       end if;
       if(JumpAndLink = '1') then
          regs(31) <= PC 4;
       end if:
       rd data0 <= regs(to integer(unsigned(rd addr0)));
       rd_data1 <= regs(to_integer(unsigned(rd_addr1)));</pre>
    end if;
  end process;
end sync read;
```

Deliverable 3: Datapath




Deliverable 3: RTL View of Datapath





General "ASM Chart" for Controller







Illustration of the Instruction Fetch State



R-Type Instruction Format

31-26	25-21	20-16	15-11	10-6	5-0
opcode (000000)	rs	rt	rd	shamt	funct

- rs and rt are operand registers; rd is the destination register.
- **R-Type:** Register-based ALU operations.
- *opcode* is always 000000.
- The actual instruction code is in the *funct* field (5-0).
- **shamt** is the "shift amount" for shift instructions.
- MIPS-4712 R-type instructions: (See MIPS instruction Set Manual for details):
 add, addu, and, mfhi, mflo, mult, multu, or, sll, sltu, sra, srl, sub, subu, xor
- Example: and \$s4, \$s2, \$s3 (s4 = s2 and s3) or (reg20 = reg18 and reg19) 000000 10010 10011 10100 00000 100100

I-Type Instruction Format (ALU immediate)

31-26	25-21	20-16	15-0
opcode	rs	rt	immed.

- *rs* is operand A register and *rt* is destination register.
- *immed.* is operand B.
- MIPS-4712 I-type ALU insts.:addiu, andi, ori, "subiu" (does not exist), xori
- Example: addiu \$s2, \$s1, 7 (s2 = s1 + 7) or (reg18 = reg17 + 7) 001100 10011 01010 00000000000111

I-Type Instruction Format (Load or Store)

31-26	25-21	20-16	15-0
opcode	rs	rt	address

- rs: address base register; rt: source (store) or destination (load) location in register file; address: offset address
- MIPS-4712 I-type load/store instructions: lw, sw
- Example: lw \$s2, 0xA(\$Zero) 100011 00000 10010 000000000101000

I-Type Instruction Format (Branch)


31-26	25-21	20-16	15-0
opcode	rs	rt	address


- rs: operand A for conditional branch; rt: operand B for conditional branch; address: offset address for branch (+ or locations relative to next inst.)
- MIPS-4712 I-type branch instructions: beq, bne, jr
- Example: beq \$s2, \$zero, 8 000100 10010 00000 000000000000011
 (assumption: This beq instruction in in Location 4.)

J-Type Instruction Format (Jump)

31-26	25-0
opcode	target

- target: destination location for jump operation
- MIPS-4712 J-type instructions: j, jal





R-Type Instruction Format

31-26	25-21	20-16	15-11	10-6	5-0
opcode (000000)	rs	rt	rd	shamt	funct

I-Type Instruction Format (ALU immediate)

31-26	25-21	20-16	15-0
opcode	rs	rt	immed.

I-Type Instruction Format (Load or Store)


31-26	25-21	20-16	15-0
opcode	rs	rt	address


I-Type Instruction Format (Branch)

31-26	25-21	20-16	15-0
opcode	rs	rt	address

J-Type Instruction Format (Jump)

31-26	25-0
opcode	target





TestCase1.mif

```
% Program RAM Data % -- This program will test these instructions :
                    -- lw, addu, and, xor, or, sub, multu, and j
00:1000110000010001000000000100100; -- lw $s1, 0x9($Zero)
   / load word in adress 0x9 + zero to s1 // s1/r17 = 4
01:1000110000010010000000000101000; -- lw $s2, 0xA($zero)
   / load word in adress 0xA // s2/r18 = 5
02:0000010001100101001100000100001; -- addu $s3, $s1, $s2
   / s3 = s1 + s2 // s3/r19 = 9
03:0000010010100111010000000100100; -- and $s4, $s2, $s3
   / s4 = s2 \text{ and } s3 // s4/r20 = 1
04:0000010011101001010100000100110; -- xor $s5, $s3, $s4
   / s5 = s3 xor s4 // s5/r21 = 8
05:0000010011100011011000000100101; -- or $s6, $s3, $s1
   / s6 = s3 or s1 // s6/r22 = D
06:000001011010101011100000100011; -- sub $s7, $s6, $s4
   / s7 = s6 - s4 // s7/r23 = C
07:000001001110010000000000011001; -- multu $s3, $s2
   / Lo = s3 * s2 // LO = 2D
-- 4
OA: 000000000000000000000000000000000101;
```






Illustration of j instruction





R-Type Instruction Format


31-26	25-21	20-16	15-11	10-6	5-0
opcode (000000)	rs	rt	rd	shamt	funct


- rs and rt are operand registers; rd is the destination register.
- **R-Type:** Register-based ALU operations.
- *opcode* is always 000000.
- The actual instruction code is in the *funct* field (5-0).
- **shamt** is the "shift amount" for shift instructions.
- MIPS-4712 R-type instructions: (See MIPS instruction Set Manual for details):
 add, addu, and, mfhi, mflo, mult, multu, or, sll, sltu, sra, srl, sub, subu, xor
- Example: and \$s4, \$s2, \$s3 (s4 = s2 and s3) or (reg20 = reg18 and reg19) 000000 10010 10011 10100 00000 100100

I-Type Instruction Format (ALU immediate)

31-26	25-21	20-16	15-0
opcode	rs	rt	immed.

- rs is operand A register and rt is destination register.
- *immed.* is operand B.
- MIPS-4712 I-type ALU insts.:addiu, andi, ori, "subiu" (does not exist), xori
- Example: addiu \$s2, \$s1, 7 (s2 = s1 + 7) or (reg18 = reg17 + 7) 001100 10011 01010 00000000000111






ALU Control Unit a How the ALU is IR 110-6. non ALV world unt Std-logic · Other eights & ALV pelected/controlle Opplet ALUSACB (from polls) ALV Costrol unt AL VOUS Op Select HI-en LO-011 IRES-07-6 ALU-LO-HI (for R-type] * Not in Figure 2 (General architecture of MPS CPU)

28

ALU Control Unit ("algorithm" for OpSelect output)

IF ALVOys =00 (for State O (fetch), State 1 (Lecode), State 2) ALU. Opselect > "add" ELSIF ALVOP = 10 (State 6 R-type) CASE IRIS-OI (for the actual operation) ALV. OpSelect > "addu" WHEN "100011 MLV. Op Select > "pubu" etc. for all R-type instructions ELSE (for all the other instructions using excele field) CASE IR [31-26] (Opcode in IR register) WHEN "60100)" AZV. Gpsclect - "addin" UHEN "001100" AL V. Cyselect -> "andi" WHIN " Ltc." ALU: Opselect > "etc." other I type



Upcoming Lectures

- Go over Testcase1.mif
 - Discuss each assembly instruction and the results (in memory or registers)
- Use Testcase 1 to demonstrate the tutorial on how to view RAM and Register File contents in ModelSim:
 - Start from "scratch" and create new ModelSim project, include all .vhd files, compile, simulate
 - Follow tutorial to show contents of RAM and Register File using Testcase 1.
- Demonstrate how to see signals of internal components in the Wave window. For example:
 - Cannot see "LO" register using tutorial for Testcase1.mif.
 - If simulation is incorrect in some of the instructions, may want to "trace" through the content of a register when each instruction is being executed.
- Go through rest of the testcases:
 - Testcase2.mif
 - Testcase4.mif
 - Testcase7.mif
 - Deliverable4.mif
- Assemble GCD assembly code to machine code
- Branch (BEQ, BNE) implementation
- Discuss the implementation (not illustrate in detail like before) of:
 - J and JAL instructions (TestCase7)
 - Other instructions in TestCase7 (lw and sw to ports)

<u>TestCase7.mif</u> (MIPS assembly code to machine code)

01:0000100000000000000000000000001; -- j 1 / infinite loop

02:000000000000001000100001; -- addu \$s1, \$zero, \$zero

03:1000111000110010000000000101000; -- lw \$s2, 0A(\$s1)

04:000100100100000000000000000011; -- beq \$s2, \$zero, 8

06:0000010011100101001100000100001; -- addu \$s3, \$s3, \$s2

07:0000100000000000000000000000011; -- j 3

08: 101011000001001111111111111111100; -- sw \$s3, FFFC(\$zero)

09:000001111100000000000000001000; -- jr \$ra

OA: 000000000000000000000000000000001; -- 1

0B: ... etc. data

R-Type Instruction Format

31-26	25-21	20-16	15-11	10-6	5-0
opcode (000000)	rs	rt	rd	shamt	funct

I-Type Instruction Format (Load or Store)

31-26	25-21	20-16	15-0
opcode	rs	rt	address

I-Type Instruction Format (Branch)

31-26	25-21	20-16	15-0
opcode	rs	rt	address

J-Type Instruction Format (Jump)

31-26	25-0
opcode	target





Illustration of a branch (e.g., bne) instruction



(2) Decode instruction

of instruction --> ALUOut

Format: BNE rs, rt, offset

Description: if rs \neq rt then branch

Upcoming Lectures

- Go over Testcase1.mif
 - Discuss each assembly instruction and the results (in memory or registers)
- Use Testcase 1 to demonstrate the tutorial on how to view RAM and Register File contents in ModelSim:
 - Start from "scratch" and create new ModelSim project, include all .vhd files, compile, simulate
 - Follow tutorial to show contents of RAM and Register File using Testcase 1.
- Demonstrate how to see signals of internal components in the Wave window. For example:
 - Cannot see "LO" register using tutorial for Testcase1.mif.
 - If simulation is incorrect in some of the instructions, may want to "trace" through the content of a register when each instruction is being executed.
- Go through rest of the testcases:
 - Testcase2.mif
 - Testcase4.mif
 - Testcase7.mif
 - Deliverable4.mif
- Assemble GCD assembly code to machine code
- Branch (BEQ, BNE) implementation
- Discuss the implementation (not illustrate in detail like before) of:
 - JAL and JR instructions (TestCase7) see MIPS manual.
 - Other instructions in TestCase7 (lw and sw to ports)