					-		FOR LEGv8		
Arithmetic Operations	Assembly code		ode	Semantics			Comments		

dd	ADD	Xd,		Xn, Xm		X5 = X2 + X7		register-to-register	
dd & set flags	ADDS	Xd,	Xn,			X5 = X2 + X7		flags NZVC	
add immediate	ADDI	Xd,	Xn,			X5 = X2 + #19		$0 \le 12$ bit unsigned ≤ 4095	
add immediate & set flags	ADDIS	Xd,	Xn,	#uimm12		X5 = X2 + #19		flags NZVC	
ubtract	SUB	Xd.	Xn,			X5 = X2 - X7		register-to-register	
ubtract & set flags	SUBS	Xd,	Xn,	Xm		X5 = X2 - X7		flags NZVC	
ubtract immediate	SUBI	Xd,	Xn,	#uimm12		X5 = X2 - #20		$0 \le 12$ bit unsigned ≤ 4095	
ubtract immediate & set flags	SUBIS	Xd,	Xn,	Xm	X5 = X2 - #20			flags NZVC	
Data Transfer Operations Assembly code				Semantics Comments		Comme	ents		
oad register	LDUR	Xt,	[Xn, #simm	91	X2 = M[X6, #18]		double word	double word load into Xt from Xn + #simm9	
oad signed word	LDURSW	Xt,	[Xn, #simm			I[X6, #18]		word load to lower 32b Xt from Xn + #simm9; sign extend upper 32b	
oad half	LDURH	Xt,	[Xn, #simm	•		I[X6, #18]		word load to lower 32b Xt from Xn + #simm9; sign extend upper 32b ½ word load to lower 16b Xt from Xn + #simm9; zero extend upper 48b	
oad byte	LDURB	Xt,	[Xn, #simm	•				byte load to least 8b Xt from Xn + #simm9; zero extend upper 48b	
tore register	STUR	Xt,	[Xn, #simm					double word store from Xt to Xn + #simm9	
store word	STURW	Xt,	[Xn, #simm					rd store from lower 32b of Xt to Xn + #simm9	
store half word	STURH	Xt,	[Xn, #simm	-				ad from lower 16b of Xt to Xn + #simm9	
tore byte	STURB	Xt,	[Xn, #simm	•				om least 8b of Xt to Xn + #simm9	
				91				-256 \leq 9 bits signed immediate \leq +255	
0//50	offset #simm9 = -256 to + 255			2J0 ≥ 7 vus signea immeatate ≥ T2JJ		is signed immediate ≤ ±255			
nove wide with zero	MOVZ	Xd,	#uimm16,	LSL N			first (N = 0)	d then place a 16b (#uimm) into the)/second (N = 16)/third (N = 32)/fourth (N = 48)	
nove wide with keep	MOVK	Xd,	#uimm16,	LSL N	X9 =	= xxNxx			
register aliases		$X28 = SP; \ X29 = FP; \ X30 = LR; \ X31 = XZR$			XZR		umu (1,	(1.5)	
						~			
Logical Operations		oly code				Semantics		Using C operations of & $ ^ < < > >$	
nd	AND	Xd,	Xn,	Xm		X5 = X2 & X7	bit-wise AND		
nd immediate	ANDI	Xd,	Xn,	#uimm12	2	X5 = X2 & #19		bit-wise AND with $0 \le 12$ bit unsigned ≤ 4095	
nclusive or	ORR	Xd,	Xn,	Xm		$X5 = X2 \mid X7$		bit-wise OR	
nclusive or immediate	ORRI	Xd,	Xn,	#uimm12	2	$X5 = X2 \mid #11$		bit-wise OR with $0 \le 12$ bit unsigned ≤ 4095	
exclusive or	EOR	Xd,	Xn,	Xm		$X5 = X2 ^X7$		bit-wise EOR	
exclusive or immediate	EOR	Xd,	Xn,	#uimm12	$x_1 = x_2 + x_2 = x_1 = x_2 = x_2 = x_2 = x_1 = x_2 = x_2 = x_2 = x_1 = x_2 = x_2 = x_1 = x_2 $			bit-wise EOR with $0 \le 12$ bit unsigned ≤ 4095	
ogical shift left	LSL	Xd,	Xn,	#uimm6		X1 = X2 << #	10	shift left by a constant ≤ 63	
ogical shift right	LSR	Xd,	Xn,	#uimm6		X5 = X3 >> #	20	shift right by a constant ≤ 63	
Inconditional branches Assembly code Sen		Semant	mantics Also know		Also known	ı as Jumps			
branch B #simm26			goto PC + #1200		F	PC relative branch PC + 26b offset; $-2^25 \le \text{#simm26}$ $\le 2^25 - 1$; 4b instruction			
ranch to register BR Xt target in Xt		et in Xt			Z 25-1; 40 instruction Xt contains a full 64b address				
branch to register branch with link		#simm26 X30 = PC + 4; PC + #			11000			n to PC + 26b offset; tions;	

Conditional branches	Asseml	oly code			Semantics	Comments
conditional branch = 0	CBZ	Xt	#simm19		If $(X2 == 0)$ goto PC + #99	if $Xt = 0$ branch to PC + 19b offset: -2^18 4b instructions $\leq \#simm26 \leq 2^18-1$ 4b instructions
conditional branch != 0	CBNZ	Xt	#simm19		If (X2 != 0) goto PC + #89	if $Xt = 0$ branch to PC + 19b offset: -2^18 4b instructions $\leq \#simm26 \leq 2^18-1$ 4b instructions
branch conditionally	B.cond	#simm19				if cond = true branch to PC +1 19b offset: -2^18 4b instructions \leq #simm19 \leq 2^18-1 4b instructions
Conditional cases (cond) Signed Numbers		Unsigned Numbers		Comments		

Conditional cases (cond)	Signed Numbers		Unsigned Numbers		Comments
=	B.EQ	Z=1	B.EQ	Z=1	equal
≠	B.NE	Z=0	B.NE	Z=0	not equal
<	B.LT	N! = V	B.LO	C=0	less than: or lower
≤	B.LE	\sim (Z=0 & N=V)	B.LS	\sim (Z==0 & N=V)	less than or equal: or lower or same
>	B.GT	(Z=0 & N=V)	B.HI	(Z=0 & C=1)	greater than: or higher
≥	B.GE	N = V	N=V B.HS C=1		great than or equal: or higher or same
	B.MI	N=1 B.PL	branch or	minus: branch on plus	
	B.VS	N=1 B.PL	branch on overflow set; branch on o		verflow clear

Notes on 1	FLAGS	NVZC	Set explicitly by arithmetic operation	s with "S" in the mnemonic
negative	N	msb of result = 1		indicates a negative result if operands are two's complement
oVerflow	V	(carry out of msb) ⊗ (carry out	of msb-1) = 1	indicates the result is an overflow if operands are two's complement
zero	Z	result = 0		
carry	C	carry out of $msb = 1$		indicates the result is all zeros
				indicates a carry out of the msb of the result

Pseudoinstructions	Assembly code		Semantics	Comments
move reg-to-reg	MOV Xd,	Xn	Xd = Xn	text replacement for ORR Xd, XZR, Xn
compare	CMP Xn,	Xm	set flags NVZC	text replacement for SUBS XZR, Xn, Xm
compare immediate	CMPI Xn,	#uimm12	set flags NVZC	text replacement for SUBIS XZR, Xm, #uimm12

Copyright: Edgumn Rovert & University of Michigan EECS 370.