

TP-LINK®

Hawkeye End驱动研究与分析

SMB交换 邱俊源

目的

- 熟悉**End**驱动开发流程
- 分析**Hawkeye Bsp**中**End**驱动的层次结构，为后续**Broadcom**平台机型的**End**驱动开发做准备

大纲

Hawkeye END层次结构

MUX接口层


硬件实现层

END初始化流程

数据包收发流程

Hawkeye End层次结构


- **END**分层
 - **MUX**接口层
 - 硬件实现层
 - **DMA**处理层
 - **DCB**操作层
 - **SOC**操作层（初始化
PCI、**REG**、**MEM**
MII r/w）



Hawkeye End层次结构


END基础

- Enhanced Network Drivers



END基础

- **Scalable Enhanced Network Stack**
- **Multiplex Layer**
- **END**
 - **Status and Control Registers**
 - **Interrupts Events**
 - **DMA Hardware**




MUX接口层_数据结构

```
typedef struct end_object
{
    NODE
    DEV_OBJ
    STATUS
    BOOL
    BOOL
    SEM_ID
    long
    NET_FUNCS *
    M2_INTERFACETBL
    LIST
    int
    LIST
    BOOL
    NET_POOL_ID
} END_OBJ;

node;
devObject; /* driver object */
(*receiveRtn) (void*, M_BLK_ID);
(*outputFilter) (void*, long, M_BLK_ID, M_BLK_ID, void*);
attached; /* attachment flag. */
txSem; /* transmit semaphore. */
flags; /* various flags. */
pFuncTable; /* END functionstable */
mib2Tbl; /* counters */
multiList; /* address list head*/
nMulti; /* list count */
protocols; /* NET_PROTOCOL list. */
snarfProto; /* snarf flag */
pNetPool; /* memory cookie */
```


MUX接口层_数据结构




MUX接口层_数据结构

```
typedef struct net_funcs
{
    STATUS    (*start) (void*);
    STATUS    (*stop) (void*);
    STATUS    (*unload) (void*);
    int       (*ioctl) (void*, int, caddr_t);
    STATUS    (*send) (void*, M_BLK_ID);
    STATUS    (*mCastAddrAdd) (void*, char*);
    STATUS    (*mCastAddrDel) (void*, char*);
    STATUS    (*mCastAddrGet) (void*, MULTI_TABLE*);
    STATUS    (*pollSend) (void*, M_BLK_ID);
    STATUS    (*pollRcv) (void*, M_BLK_ID);
    M_BLK_ID (*formAddress) (M_BLK_ID, M_BLK_ID, M_BLK_ID);
    STATUS    (*packetDataGet) (M_BLK_ID, LL_HDR_INFO *);
    STATUS    (*addrGet) (M_BLK_ID, M_BLK_ID, M_BLK_ID, M_BLK_ID,
M_BLK_ID);
} NET_FUNCS;
```

MUX接口层_END驱动加载

- **Driver's load routine**
 - **Creates END_OBJ with NET_FUNCS**
 - **Init netpool mib etc.**
 - **Registered in endDevTbl of configNet.h**
- **MUX Initialization**
 - **muxDevLoad()**
 - **muxDevStart()**
 - **muxBind() [ipAttach]**

MUX接口层_PKT TX/RX



Hawkeye End层次结构

硬件实现层


硬件实现层_基本原理

- **Packet DMA**
 - **CPU <-> SWITCH**
 - **CPU <-> MAC CORE <-> SWITCH**


硬件实现层_基本原理

- **CMIC**
 - **Cpu Management Interface Controller Block**
- **DCB**
 - **DMA control block (DMA Descriptor)**
 - **The DCB contains all of the information required for a packet data transfer.**

硬件实现层_DMA TX



硬件实现层_DMA RX




硬件实现层_DCB Format


Table 483: DMA Control Block Format

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0	MEMORY ADDRESS																																			
1	Reserved										PU RG	PA US	ST AT	HG R	TRANSFER BYTE COUNT																					
2	<div>Point to Data Buffer DCB</div> <div>Chain Control</div>																																			
3																																				
4																																				
5																																				
6	L VID	ER RO R	TO S											OR	OR											L3 PM C	L3 ON LY	L3 UC	MTP_INDEX_HI							
7	MTP_IN DEX_L O	PK T AG ED	PU RG E CE LL	SR C HG	SW ITC H PK T	CR C RE GE N	REASON																													
8	DE CA P	MATCH_RULE										NH_INDEX										SRC_PORT					DSCP_HI									
9	DSCP_LO				OUTER_PRI			OU TE R CFI	OUTER_VID										UN TA GG ED	Reserved																
10	RESERVED																																			
10	DO NE	Reserved												ER R	ST AR T	EN D	TRANSFERRED BYTE COUNT																			

硬件实现层_DCB链



硬件实现层_DMA Channel



DMA处理层

- 与**MUX**接口层的数据包交互
- 管理**DMA Channel** 及相应的**DCB**链
- 数据包的实际发送及接收处理

DMA处理层_主要数据结构

- **soc_dma_manager_t**
- **dv_t**
- **rx_ctl_t/rx_chan_ctl_t**
- **bcm_pkt_t**
- **dcb_op_t**

DMA处理层_主要数据结构


```
typedef struct _soc_dma_manager
{
    uint32    soc_dma_lock;           /* Lock for updating DMA operations etc. */
    sdc_t      soc_channels[N_DMA_CHAN];
    int        soc_max_channels;      /* maximum channel count */
    sdc_t      *soc_dma_default_rx;    /* Default RX channel */
    sdc_t      *soc_dma_default_tx;    /* Default TX channel */
    int        dma_droptx;            /* Any channels in drop tx mode */
    dv_t       *soc_dv_free;          /* Available DVs */
    int        soc_dv_free_cnt;       /* # on free list */
    int        soc_dv_cnt;            /* # allowed on free list */
    int        soc_dv_size;           /* Number DCBs in free list entries */
    uint32     *tx_purge_pkt;         /* DMA able buffer for TX Purge */
    soc_stat_t stat;
    dcb_op_t   dcb_op;               /* DCB operations */

    sal_mutex_t schanMutex;          /* S-Channel mutual exclusion */
    sal_mutex_t miimMutex;
} soc_dma_manager_t;
```

DMA处理层_主要数据结构

```
typedef struct dv_s {  
    struct dv_s    *dv_next,           /* Queue pointers if required */  
                  *dv_chain;          /* Pointer to next DV in chain */  
    int            dv_unit;             /* Unit dv is allocated on */  
    uint32         dv_magic;           /* Used to indicate valid */  
    dvt_t          dv_op;              /* Operation to be performed */  
    dma_chan_t     dv_channel;         /* Channel queued on */  
    int            dv_flags;           /* Flags for operation */  
  
    int16          dv_cnt;             /* # descriptors allocated */  
    int16          dv_vcnt;            /* # descriptors valid */  
    int16          dv_dcnt;            /* # descriptors done */  
    void           (*dv_done_chain)(int u, struct dv_s *dv_chain);  
    void           (*dv_done_desc)(int u, struct dv_s *dv, dcb_t *dcb);  
    void           (*dv_done_packet)(int u, struct dv_s *dv, dcb_t *dcb);  
    ...  
    uint8          dv_dmabuf[SOC_DV_PKTS_MAX][24];  
    dcb_t          *dv_dcb;  
} dv_t;
```


DMA处理层_数据结构关系




END 初始化流程


END初始化

- **SOC**初始化
- **DMA**相关寄存器初始化
- 中断使能与绑定
- **DMA**处理层初始化


END初始化



END初始化_initUnit




END初始化_initUnit




数据包收发流程


数据包接收流程




数据包接收流程



数据包接收流程



数据包发送流程



END性能优化

- **Hardware Layer**
- **Software Layer**
 - **Pooled Memory alloc & free**
 - **Avoid Memory Copy**
 - **Keep Busy**
 - **Others**

Hawkeye END缺陷？

- 不必要的**DCB**解析操作
- **Synchronized Tx**

END移植

- **SOC**操作函数实现
- 初始化流程
- 确定**DCB**格式