# TP-LINK® Hawkeye End驱动研究与分析

SMB交换 邱俊源

深圳市普联技术有限公司 SHENZHEN TP-LINK TECHNOLOGIES CO., LTD.


### 目的


- ·熟悉End驱动开发流程
- · 分析Hawkeye Bsp中End驱动的层次结构,为后续Broadcom平台机型的End驱动开发做准备


#### Hawkeye End驱动研究与分析

### 大纲












### Hawkeye End层次结构

- · END分层
  - MUX接口层
  - 硬件实现层
    - · DMA处理层
    - · DCB操作层
    - SOC操作层(初始/ PCI、REG、MEM MII r/w)




#### Hawkeye End驱动研究与分析

#### TP-LINK

# Hawkeye End层次结构


### END基础

Enhanced Network Drivers



### END基础


- Scalable Enhanced Network Stack
- Multiplex Layer
- END
  - Status and Control Registers
  - Interrupts Events
  - DMA Hardware



### MUX接口层\_数据结构

```
typedef struct end object
      NODE
                            node:
      DEV OBJ
                            devObject;
                                                  /* driver object */
      STATUS
                            (*receiveRtn) (void*, M BLK ID);
      BOOL
                            (*outputFilter) (void*, long,M_BLK_ID, M_BLK_ID, void*);
      BOOL
                            attached:
                                                  /* attachment flag. */
                            txSem;
                                                  /* transmit semaphore. */
      SEM ID
                            flags;
                                                  /* various flags. */
      long
                                                  /* END functionstable */
      NET FUNCS *
                            pFuncTable;
      M2_INTERFACETBL mib2Tbl;
                                                  /* counters */
      LIST
                            multiList:
                                                  /* address list head*/
      int
                            nMulti;
                                                  /* list count */
      LIST
                                                  /* NET PROTOCOL list. */
                            protocols:
                                                  /* snarf flag */
      BOOL
                            snarfProto;
      NET POOL ID
                            pNetPool;
                                                  /* memory cookie */
END OBJ;
```

# MUX接口层\_数据结构




### MUX接口层\_数据结构

```
typedef struct net funcs
      STATUS
                (*start) (void*);
      STATUS (*stop) (void*);
      STATUS (*unload) (void*);
                (*ioctl) (void*, int, caddr t);
      int
      STATUS (*send) (void*, M BLK ID);
                (*mCastAddrAdd) (void*, char*);
      STATUS
      STATUS
                (*mCastAddrDel) (void*, char*);
      STATUS
                (*mCastAddrGet) (void*, MULTI TABLE*);
      STATUS
                (*pollSend) (void*, M BLK ID);
      STATUS
               (*pollRcv) (void*, M BLK ID;
      M BLK ID (*formAddress) (M BLK ID, M BLK ID, M BLK ID);
      STATUS
               (*packetDataGet)(M BLK ID,LL HDR INFO *);
                (*addrGet) (M BLK ID, M BLK ID, M BLK ID, M BLK ID,
      STATUS
M BLK ID);
NET FUNCS;
```


### MUX接口层\_END驱动加载

- Driver's load routine
  - Creates END\_OBJ with NET\_FUNCS
  - Init netpool mib etc.
  - Registered in endDevTbl of configNet.h
- MUX Initialization
  - muxDevLoad()
  - muxDevStart()
  - muxBind() [ipAttach]

## MUX接口层\_PKT TX/RX



# Hawkeye End层次结构




# 硬件实现层\_基本原理

- Packet DMA
  - **− CPU <-> SWITCH**
  - CPU <-> MAC CORE <-> SWITCH


## 硬件实现层\_基本原理

- CMIC
  - Cpu Management Interface Controller
     Block
- DCB
  - DMA control block (DMA Descriptor)
  - The DCB contains all of the information required for a packet data transfer.


# 硬件实现层\_DMA TX




# 硬件实现层\_DMA RX




# 硬件实现层\_DCB Format



# 硬件实现层\_DCB链



# 硬件实现层\_DMA Channel



#### DMA处理层

- · 与MUX接口层的数据包交互
- · 管理DMA Channel 及相应的DCB链
- 数据包的实际发送及接收处理

### DMA处理层\_主要数据结构

- soc\_dma\_manager\_t
- **dv\_t**
- rx\_ctl\_t/rx\_chan\_ctl\_t
- bcm\_pkt\_t
- dcb\_op\_t


# DMA处理层\_主要数据结构

```
typedef struct soc dma manager
                                        /* Lock for updating DMA operations etc. */
  uint32
           soc dma lock;
           soc channels[N DMA CHAN];
  sdc t
                                        /* maximum channel count */
  int
           soc max channels;
          *soc dma default_rx;
                                        /* Default RX channel */
  sdc t
          *soc dma default tx;
                                        /* Default TX channel */
  sdc t
           dma droptx;
                                        /* Any channels in drop tx mode */
  int
          *soc dv free;
                                        /* Available DVs */
  dv t
           soc dv free cnt;
                                        /* # on free list */
  int
           soc dv cnt;
                                        /* # allowed on free list */
  int
           soc dv size;
                                        /* Number DCBs in free list entries */
  int
  uint32
          *tx purge pkt;
                                        /* DMA able buffer for TX Purge */
  soc stat t stat;
                                        /* DCB operations */
  dcb op t dcb op;
                                        /* S-Channel mutual exclusion */
  sal mutex t schanMutex;
  sal mutex t miimMutex;
} soc dma manager t;
```

# DMA处理层\_主要数据结构

```
typedef struct dv s {
  struct dv s
                    *dv next,
                                            /* Queue pointers if required */
                    *dv chain;
                                            /* Pointer to next DV in chain */
  int
                   dv unit;
                                            /* Unit dv is allocated on */
  uint32
                   dv magic;
                                            /* Used to indicate valid */
                                            /* Operation to be performed */
  dvt t
                   dv op;
                   dv channel;
                                            /* Channel queued on */
  dma chan t
                   dv flags:
                                            /* Flags for operation */
  int
  int16
           dv cnt;
                                            /* # descriptors allocated */
  int<sub>16</sub>
           dv vent:
                                            /* # descriptors valid */
                                            /* # descriptors done */
  int<sub>16</sub>
           dv dent;
           (*dv done chain)(int u, struct dv s *dv chain);
  void
           (*dv done desc)(int u, struct dv s *dv, dcb t *dcb);
  void
           (*dv done packet)(int u, struct dv s *dv, dcb t *dcb);
  void
  •••
  uint8
           dv dmabuf[SOC DV PKTS MAX][24];
  dcb t
            *dv dcb;
} dv t;
```

# DMA处理层\_数据结构关系




#### Hawkeye End驱动研究与分析




#### END初始化

- · SOC初始化
- DMA相关寄存器初始化
- 中断使能与绑定
- · DMA处理层初始化


### END初始化




# END初始化\_initUnit



# END初始化\_initUnit




#### Hawkeye End驱动研究与分析




#### Hawkeye End驱动研究与分析


### 数据包接收流程




# 数据包接收流程



# 数据包接收流程



### 数据包发送流程



### END性能优化

- Hardware Layer
- Software Layer
  - Pooled Memory alloc & free
  - Avoid Memory Copy
  - Keep Busy
  - Others

### Hawkeye END缺陷?

- · 不必要的DCB解析操作
- Synchronized Tx

### END移植

- ·SOC操作函数实现
- 初始化流程
- · 确定DCB格式