ECE 120 Midterm 3 Review Session

November 12th, 2016






Von Neumann Model (Lecture 27)

- Components:


- Memory
- Processing Unit
- Input
- Output
- Control Unit
- (Page 101)

Instruction Cycle:

- Fetch
- Decode
- Evaluate Addr
- Fetch Operands
- Execute
- Store Results
- (Page 106)




LC3 Datapath




Instruction Processing

Question

How are instructions executed?





Instruction Processing: FETCH

Idea


Put next instruction in IR & increment PC

Steps


- Load contents of PC into MAR
- Increment PC
- Send "read" signal to memory
- Read contents of MDR, store in IR

Who makes all this happen?

Control unit



FETCH in LC-3





Data

FETCH in LC-3

PROCESSOR BUS Load PC into MDR LDPC--- PC REG FILE **Read Memory** SR2 SR1 SR1 A → FINITE STATE - LD.IR MACHINE CONTROL UNIT PROCESSING UNIT GateALU GateMDR -MEM.EN, P.W. MAR -LD.MAR LD.MOR . MDR KBIDR DDR DSR KBSR

MEMORY


INPUT

OUTPUT

- -> Control
- Data

FETCH in LC-3

Load PC into MDR Read Memory Copy MDR into IR



→ Control

— Data

Instruction Processing: DECODE

Identify opcode


- In LC-3, always first four bits of instruction
- 4-to-16 decoder asserts control line corresponding to desired opcode

Identify operands from the remaining bits


Depends on opcode

 e.g., for LDR, last six bits give offset
 e.g., for ADD, last three bits name source operand #2

Control unit implements DECODE



DECODE in LC-3



Instruction Processing: EVALUATE ADDRESS

Compute address

- For loads and stores
- For control-flow instructions (more later)


Examples

- Add offset to base register (as in LDR)
- · Add offset to PC (as in LD and BR)



EVALUATE ADDRESS in LC-3

Load/Store



Instruction Processing: FETCH OPERANDS

Get source operands for operation


Examples

- Read data from register file (ADD)
- Load data from memory (LDR)




FETCH OPERANDS in LC-3

ADD



FETCH OPERANDS in LC-3

LDR




Instruction Processing: EXECUTE

Actually perform operation


Examples

- Send operands to ALU and assert ADD signal
- Do nothing (e.g., for loads and stores)



EXECUTE in LC-3

ADD




Instruction Processing: STORE

Write results to destination

Register or memory

Examples

- Result of ADD is placed in destination reg.
- Result of load instruction placed in destination reg.
- For store instruction, place data in memory
 - > Set MDR
 - ➤ Assert WRITE signal to memory



Memory

Memory is an important concept in computing. Memory is the ability to store a value.

Memory has three basic parts to describe its structure:

Address: A unique identifier associated with each memory location.

Addressability: Number of bits in each location.

Address Space: The total number of uniquely identifiable memory locations.

Example:

 $2^n \times m = 2^n$ address locations (address space), and m data bits (addressability)

You need n address bits [(n-1):0]

Memory (ctd.)

RAM

Addr: Address to save data to Data: Information to be saved

CS: "Enable bit", turns on RAM Chip


R/W: Specifies whether or not you can write (R = 1, W = 0)

Dout: Output data


Notes: $1 \text{ MB} = 2^2 \text{ and } 1 \text{ KB} = 2^1 \text{ MB}$

Finite State Machines can be represented using

a State Diagram:



- Finite state machines can be broken up into three parts:
 - Next State Logic
 - Current State
 - Output Logic



Current State:

- N states need \[\log_2(N) \] bits to represent each state
- Current state is stored using memory (usually a series of flip flops)

Next State Logic:

- Create a Next State Table
 - Each given State should have a Next State based on both Inputs and the Current State
- Make a K-map for each Next State bit to create a minimal Boolean expression.
- Draw the gate logic for each Next State

Output Logic

- Output logic is only dependent on the current states in a Moore FSM
- Draw a K-map for each output bit based using the current state bits
- Create a minimal Boolean expression and then draw the gate logic