University of Florida Electrical & Computer Engineering Dept. Page 1/15

EEL4744C – Microprocessor Applications

Revision: 0
Lab 3 Report: Interrupts

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

REQUIREMENTS NOT MET

N/A

PROBLEMS ENCOUNTERED

N/A

FUTURE WORK/APPLICATIONS

The content in this lab can be used in future applications to eliminate switch bouncing in the most efficient way possible, implementing interrupts, and using bit masks.

University of Florida Electrical & Computer Engineering Dept. Page 2/15

EEL4744C – Microprocessor Applications Revision: **0**

Lab 3 Report: Interrupts

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

PRE-LAB EXERCISES

i. Assuming that no interrupt has been previously configured, devise and describe a generalized series of steps for configuring any interrupt within the ATxmega128A1U, i.e., not just an interrupt within the TC system.

Configure an interrupt source

Set interrupt condition and interrupt level(low, medium, or high)

Set the PMIC

Enable global interrupts

ii. Explain what happens in hardware (in other words, without the programmer's intervention) when the processor detects and then services (and returns from) an interrupt. Be as specific as possible, referencing certain registers when appropriate. You can assume that the reti instruction does not count as programmer intervention. You may provide a flowchart as a response, if desired.

When an interrupt is detected, a flag is raised in the PMIC. When this occurs, the program memory address for the most recent instruction is added to the stack. The PC is loaded with the program memory address of the interrupt vector. Assuming the programmer loaded the vector with the ISR, the ISR is executed.

When the ISR is finished executing, the PMIC EX flags are cleared, and the PC is loaded with the most recent 2 bytes on the stack (our program instruction when the interrupt was called).

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

PSEUDOCODE/FLOWCHARTS

SECTION 1




Figure 1: Flowchart for "lab3_1.asm"

The TC interrupt is enabled first, then the TC.

Some useless code is then executed, waiting for an interrupt.

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

Section 2a




Figure 2: Flowcharts for "lab3_2a.asm"

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

Section 2b




Figure 3: Flowchart for "lab3_2b.asm"




Figure 4: Second flowchart for "lab3_2b.asm"

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

PROGRAM CODE

SECTION 1

```
;Lab 3, Section 1
;Name: Steven Miller
;Class #: 11318
;PI Name: Anthony Stross
;Description: triggers an overflow interrupt every 84ms
.include "ATxmega128a1udef.inc"
.EQU input = 0b00000000
.EQU output = 0b11111111
.EQU prescalar = 1024
.EQU sysclk = 2000000
.EOU reciprocal = 1/.084 ;idk how to spell reciprocal
.EQU offset =-11 ;correcting for imprecision
.equ stack init = 0x3FFF
                *********END OF EQUATES****************
;**********MAIN PROGRAM*****************
.org 0x0000
     rjmp main
.org TCC0_OVF_vect
rjmp TC_INT
.CSEG
.org 0x0200
MAIN:
     ;initialize stack pointer
     ldi r16, low(stack init)
     out CPU SPL, r16
     ldi r16, high(stack init)
     out CPU SPH, r16
rcall init to int
rcall init_tc
;toggle output port
loop:
     ;wait for interrupt
     rjmp loop
rjmp loop
end:
rjmp end
;*******END MAIN PROGRAM*****************
Purpose: To initialize the relevant timer/counter modules, as pertains to
            application.
 Input(s): N/A
```

Revision: 0
Lab 3 Report: Interrupts

```
; Output: N/A
***************
INIT TC:
;initialize count register
ldi r16,0
sts TCCO_CNT, r16
sts TCC0_CNT+1,r16
;initialize period register
ldi r16,low(((sysclk/prescalar)/reciprocal)+offset)
sts TCC0 PER, r16
ldi r16,high(((sysclk/prescalar)/reciprocal)+offset)
sts TCC0_PER+1,r16
;initialize clksel
ldi r16, TC CLKSEL DIV1024 gc
sts TCC0 CTRLA, r16
ldi r16, input
sts TCC0 CTRLB, r16
*******************
; Name: INIT_TC INT
; Purpose: To initialize the OVF interrupt
; Input(s): N/A
; Output: N/A
             ************
INIT TC INT:
;store registers
push r16
;initialize port c for output
ldi r16, output
sts PORTC DIR, r16
;enable tcc0 ovf interrupts, set priority to medium
ldi r16, 0b00000010
sts TCC0 INTCTRLA, r16
;enable global interrupts
sts PMIC_CTRL,r16
sei
pop r16
ret
***********************************
; Name: TC_INT
; Purpose: The TC interrupt service routine
; Input(s): TCCO_INTFLAGS, CPU SREG
; Output: PORTC_OUTTGL
            __
:*******************************
TC_INT:
;push cpu sreg to stack
push r20
lds r20,CPU SREG
push r20
;push registers to stack
push r16
;toggle port c output
ldi r16,0b11111111
sts PORTC OUTTGL, r16
;pop registers and sreg from stack
pop r16
pop r20
sts CPU_SREG, r20
pop r20
reti
```

Revision: 0
Lab 3 Report: Interrupts

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

Section 2a

```
;Lab 3, Section 2a
;Name: Steven Miller
;Class #: 11318
;PI Name: Anthony Stross
;Description: triggers an interrupt every time s2 on the SLB is pressed
.include "ATxmega128a1udef.inc"
.EQU input = 0b00000000
.EQU bit3 = 0b00001000
.EQU output = 0b11111111
.equ stack init = 0x3FFF
.def global_r20 = r20
.CSEG
.org 0x0000
    rjmp main
.CSEG
.org PORTF_INTO_vect
    rjmp S2_INT
.CSEG
.ORG 0x0200
main:
    ;set stack pointer
    ldi r16, low(stack_init)
    out CPU_SPL, r16
    ldi r16, high(stack_init)
    out CPU_SPH, r16
    ;initialization subroutines
    rcall port_init
    rcall s2_int_init
    ldi r16, 0b00100000
    loop:
         sts PORTD_OUTTGL,r16
    rjmp loop
end:
    rjmp end
    ; INPUTS: SWITCHES
    ;OUTPUTS: LEDS
           ***********
; Name: PORT_INIT
; Purpose: TO INITIALIZE INPUT AND OUTPUT PORTS
; Input(s): S2_SLB (PORTF_PIN3)
; Output: SLB_LEDS (PORTC)
                **********
PORT_INIT:
    ;save registers
    push r16
    ;set s2 slb as input
    ldi r16, bit3
    sts PORTF_DIRCLR,r16
```

Revision: 0
Lab 3 Report: Interrupts

```
;set slb_leds as outputs
      ldi r16, output
      sts PORTC_DIRSET,r16
      ;invert SLB LEDS by using a mask
      ldi r16,0xff
      sts PORTCFG MPCMASK, r16
      ldi r16,0b01000000
      sts PORTC PINOCTRL, r16
      ;set green led as output
      ldi r16,0b00100000
      sts PORTD DIRSET, r16
      ldi r16, 0b11011111
      sts PORTD_OUT,r16
      ;restore from stack
      pop r16
RET
Name: S2 INT INIT
 Purpose: TO INITIALIZE S2 INTERRUPTS
; Input(s): N/A
; Output: N/A
           ************
S2_INT_INIT:
      ;save registers
      push r16
      ;set s2 on s1b as interrupt source
             ;sets interrupt level as medium
      ldi r16, 0b00000010
      sts PORTF_INTCTRL,r16
             ;sets s2 slb as interrupt source
      ldi r16, bit3
      sts PORTF INTOMASK, r16
      ;set interrupt trigger to rising edge
      ldi r16, 0b00000001
      sts PORTF PIN3CTRL, r16
      ;set PMIC
      ldi r16, 0b00000010
      sts PMIC CTRL, r16
      ;enable global interrupts
      ;restore from stack
      pop r16
RET
***********************************
; Name: S2_INT
; Purpose: THE S2 ISR
; Input(s): N/A
; Output: SLB_LEDS (PORTC)
                            ********
S2_INT:
      ;save registers from stack
      push r16
      lds r16, CPU SREG
      push r16
      ;increment global count register
      inc global r20
      ;display count on leds
      sts PORTC OUT, global r20
      ;restore registers
      pop r16
      sts CPU_SREG, r16
      pop r16
RETI
```

Revision: 0
Lab 3 Report: Interrupts

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

Section 2b

```
;Lab 3, Section 2b
;Name: Steven Miller
;Class #: 11318
;PI Name: Anthony Stross
;Description: displays binary number in register 21 on the leds
.include "ATxmega128a1udef.inc"
.EQU input = 0b00000000
.EQU bit3 = 0b00001000
.EQU output = 0b11111111
.EQU stack init = 0x3FFF
.EQU prescalar = 1024
.EQU sysclk = 2000000
.EQU reciprocal = 1/.01 ;idk how to spell reciprocal
.EQU offset =0 ;correcting for imprecision
.def global r21 = r21
.CSEG
.org 0x0000
    rjmp main
;set interrupt vectors
.CSEG
.org TCC0_OVF_vect
    rjmp TC_INT
.ORG PORTF_INT0_vect
    rjmp S2_INT
.CSEG
.ORG 0x0200
main:
    ;set stack pointer
    ldi r16, low(stack_init)
    out CPU_SPL, r16
    ldi r16, high(stack_init)
    out CPU_SPH, r16
    ;initialization subroutines
    rcall port_init
    rcall s2_int_init
    ldi r16, 0b00100000
    loop:
         sts PORTD_OUTTGL,r16
    rjmp loop
end:
    rjmp end
**********************************
; Name: PORT_INIT
; Purpose: TO INITIALIZE INPUT AND OUTPUT PORTS
; Input(s): S2_SLB (PORTF_PIN3)
; Output: SLB_LEDS (PORTC)
 Registers affected: PORTF_DIR,PORTCFG_MPCMASK,PORTC_DIR,PORTC_PIN0CTRL,PORTD_DIR
```

Revision: 0
Lab 3 Report: Interrupts

```
PORT_INIT:
       ;save registers
      push r16
       ;set s2 slb as input
       ldi r16, bit3
       sts PORTF_DIRCLR,r16
       ;set slb_leds as outputs
       ldi r16, output
       sts PORTC DIRSET, r16
       ;invert SLB LEDS by using a mask
       ldi r16,0xff
       sts PORTCFG MPCMASK, r16
       ldi r16,0b01000000
       sts PORTC PINOCTRL, r16
       ;set green led as output
       ldi r16,0b00100000
       sts PORTD DIRSET, r16
       ldi r16, 0b11011111
       sts PORTD OUT, r16
       ;restore from stack
       pop r16
RET
************************************
; Name: S2_INT_INIT
 Purpose: TO INITIALIZE S2 INTERRUPTS
; Input(s): N/A
; Output: N/A
 Registers affected: PORTF INTCTRL, PORTF INTØMASK, PMIC CTRL, PORTF PIN3CTRL
S2_INT_INIT:
       ;save registers
       push r16
       ;set s2 on slb as interrupt source
              ;sets interrupt level as medium
       ldi r16, 0b00000010
       sts PORTF_INTCTRL,r16
              ;sets s2 slb as interrupt source
       ldi r16, bit3
       sts PORTF INTOMASK, r16
       ;set interrupt trigger to either edge
       ldi r16, 0b00000000
       sts PORTF_PIN3CTRL,r16
       ;set PMIC
       ldi r16, 0b00000010
       sts PMIC CTRL, r16
       ;enable global interrupts
       ;restore from stack
       pop r16
RET
; Name: S2_INT
; Purpose: THE S2 ISR
; Input(s): N/A
; Output: SLB LEDS (PORTC)
; Registers affected: PORTF_INTCTRL
S2 INT:
       ;save registers from stack
       push r20
       lds r20, CPU_SREG
       push r20
       push r16
       ;disable io interrupts
```

Revision: 0
Lab 3 Report: Interrupts

```
ldi r16, 0b00000000
      sts PORTF_INTCTRL,r16
      rcall init_tc_int
      rcall init_tc
      pop r16
      pop r20
      sts CPU_SREG, r20
      pop r20
RETI
*****************
 Name: INIT TC
 Purpose: To initialize the relevant timer/counter modules, as pertains to
                application.
; Input(s): N/A
; Output: N/A
; Registers affected: TCC0 CNT, TCC0 PER, TCC0 CTRLA, TCC0 CTRLB
INIT TC:
push r16
;initialize count register
ldi r16,0
sts TCC0_CNT, r16
sts TCC0_CNT+1,r16
;initialize period register
ldi r16,low(((sysclk/prescalar)/reciprocal)+offset)
sts TCC0 PER, r16
ldi r16,high(((sysclk/prescalar)/reciprocal)+offset)
sts TCC0 PER+1,r16
;initialize clksel
ldi r16, TC CLKSEL DIV1024 gc
sts TCC0 CTRLA, r16
ldi r16, input
sts TCC0 CTRLB, r16
pop r16
***************
; Name: INIT_TC INT
; Purpose: To initialize the OVF interrupt
; Input(s): N/A
; Output: N/A
; Registers affected: TCC0 CTRLA
           ***************
INIT TC INT:
;store registers
push r16
;enable tcc0 ovf interrupts, set priority to medium
ldi r16, 0b00000010
sts TCC0 INTCTRLA, r16
pop r16
ret
**************************************
; Name: TC_INT
; Purpose: The TC interrupt service routine
; Input(s): TCC0 INTFLAGS, CPU SREG
; Output: PORTC_OUTTGL
; Registers affected: TCCO_CNT,TCCO_PER,TCCO_CTRLA,TCCO_CTRLB,TCCO_INTCTRLA
TC_INT:
;push cpu sreg to stack
push r20
```

University of Florida Electrical & Computer Engineering Dept. Page 14/15

$EEL4744C-Microprocessor\ Applications$

Revision: 0
Lab 3 Report: Interrupts

```
lds r20,CPU_SREG
push r20
;push registers to stack
push r16
;disable TC
ldi r16, 0b00000000
sts TCC0_CTRLA, r16
;disable to interrupt
ldi r16, 0b00000000
sts TCC0 INTCTRLA, r16
;reset period and counter
sts TCCO_PER, r16
sts TCC0_PER+1, r16
sts TCC0_CNT,r16
sts TCC0_CNT+1,r16
;get s2 slb switch status
lds r16, PORTF_IN
;increment if on
sbrc r16,3
rjmp enable
;increment global count register
inc global_r21
;display count on leds
sts PORTC_OUT,global_r21
;enable io interrupt
enable:
ldi r16, 0b00000010
sts PORTF INTCTRL, r16
ldi r16, 0B00000001
sts PORTF INTFLAGS, r16
;pop registers and sreg from stack
pop r16
pop r20
sts CPU_SREG, r20
pop r20
reti
```

Revision: 0
Lab 3 Report: Interrupts

Miller, Steven Class #: 11318 Anthony Stross June 6, 2023

APPENDIX




Figure 5: Waveform using interrupt enabled TC