EEL 4712 - Fall 2023

## Objective:

The objective of this lab is to use a finite-state-machine controller integrated with a datapath to calculate the greatest common divisor (GCD) of two numbers, using two different designs.

## Required tools and parts:

Intel Quartus Prime, ModelSim-Altera, Terasic DE10-Lite board

## Pre-lab requirements:

Study the following pseudo-code to make sure you understand the basic algorithm for calculating the GCD of two numbers. The code has 2 inputs (**X** and **Y**), and one output (**output**). There is also a control input called **go** and a control output called **done**.


```
// inputs: go, x, y
// outputs: output, done
// reset values (add any others that you might need)
output = 0;
done = 0;
while(1) {
  // wait for go to start circuit
  while (go == 0);
  done = 0;
  // store inputs in registers
  tmpX = X;
  tmpY = Y;
  // main GCD algorithm
  while (tmpX != tmpY) {
     if (tmpX < tmpY)</pre>
           tmpY = tmpY - tmpX;
     else
           tmpX = tmpX-tmpY;
  }
  // assign output and assert done
  output = tmpX;
  done = 1;
  // make sure go has been cleared before starting again
     while (go == 1);
}
```

## Lab 5: Finite State Machines + Datapaths (GCD Calculator)

EEL 4712 - Fall 2023

**1. Design 1 (FSM\_D1)**: In this design, you will implement a custom circuit that implements the GCD algorithm by using the datapath shown below:





Implement the datapath by creating an entity datapath1 (store it in datapath1.vhd). You must use a structural description that instantiates all of the components shown. Therefore, you will need a register entity, a 2x1 mux entity, a subtractor entity, and a comparator entity. The register entity must have an enable input that allows/prevents data from being stored. The comparator entity must have a less-than output, which connects to the x\_lt\_y signal, and a not-equal output, which connects to the x\_ne\_y signal. You are free to implement these entities however you like, as long as they have these basic capabilities, and as long as each entity uses a generic for the width.

Using a 2-process model for the FSM controller, implement a controller entity called ctrl1 (store it in ctrl1.vhd) that uses the control signals for the illustrated datapath1 to execute the GCD algorithm.

For the provided gcd entity implement the structural architecture (FSM\_D1) that connects the controller ctrl1 to datapath1. You must use the FSM\_D1 architecture.

Use the provided testbench (gcd\_tb.vhd) to test your architecture. Note that the testbench only tests a single architecture. Therefore, make sure you use the following line for the gcd instantiation:

UUT : entity work.gcd(FSM D1)

# Lab 5: Finite State Machines + Datapaths (GCD Calculator)

EEL 4712 - Fall 2023

2. Design 2 (FSM\_D2): In this design, you will create a different datapath (datapath2) for the GCD algorithm that only uses a single subtractor. Add any components and/or control signals that are necessary. Store it the entity datapath2 in datapath2.vhd. You must use a structural architecture.

Next, implement a revised controller entity called ctrl2 (store it in ctrl2.vhd) that is based on the revised datapath. Add any control I/O that is required.

For the provided gcd entity implement the structural architecture (FSM\_D2) that connects the new controller to the new datapath. You must use the FSM\_D2 architecture.

Use the same provided testbench (gcd\_tb.vhd) to test your architecture. Note that the testbench only tests a single architecture. Therefore, make sure you use the following line for the gcd instantiation:

UUT : entity work.gcd(FSM D2)

3. Top Level: Create your own top-level entity top\_level, stored in top\_level.vhd, that instantiates one of the gcd entities (with a width of 8 bits). Top\_level has four inputs: **reset**, **x**, **y**, and **go** and the following outputs: **output** (to two 7-segment displays) and **done**. After a reset, the circuit should wait until go becomes 1 (active high), at which point the GCD algorithm should be performed for the given x and y inputs. Upon completion, done should be asserted (active high). Done should remain asserted until the application is started again, which is represented by a 0 on the go signal followed by a 1. In other words, the circuit shouldn't continuously execute if go is left at 1.

Since there are only 10 switches, map the lowest 5 bits of the x and y inputs to the switches (the upper 3 bits should be hardcoded to '0'). Go and reset are mapped onto buttons (you will need to invert the button for reset), the output is mapped onto the 2 7-segment LEDs (each LED gets 4 bits of the output), and the done signal is mapped onto the decimal point. Make sure to add the 7-segment decoder code to your project. To select a particular architecture for the GCD component, specify the architecture explicitly; for example, to use FSM\_D1:

```
U GCD : entity work.gcd(FSM D1)
```

See the provided testbench in this lab and also the top\_level entity from lab 3 for examples.

For Part 3, no simulation is necessary, so you should be very careful in your changes and the code is successfully compiled.

#### Pre-lab turn in instructions:

- For each part (1, 2, 3), turn in all design, testbench files (all .vhd files), and simulation results.
- Also, for Part 2 (Design 2), create and submit a diagram illustrating the structure of your revised datapath2.
- To submit your pre lab please create a folder that is named your UFID (as in previous labs). Inside create another folder P1,P2,P3 for each part that contains the .vhd files for that part.
- Then zip and upload the folder which is named your UFID.

## Lab 5: Finite State Machines + Datapaths (GCD Calculator)

EEL 4712 - Fall 2023

## In-lab procedure (do as much as possible ahead of time):

- 1. Using Quartus, assign pins to each of the top\_level.vhd inputs/outputs such that the signals are connected to the appropriate locations on the board.
- 2. Download your Design 1 to the board, and test it for different inputs and outputs. Demonstrate the correct functionality for the TA. Make note of the *area requirements* for the current architecture.
- 3. Demonstrate Design 2 to the TA, showing how the area changes.
- 4. Be prepared to answer simple questions or to make simple extensions that your TA may request. If you have done the pre-lab exercises, these questions should not be difficult.

### Grade Breakdown

Note: In general, check this rubric against the associated rubric on the Canvas assignment page to ensure this is up to date.

Criteria	Points
Pre-lab	
Part 1: FSM_D1	
Design file	15 pts
Simulation result	10 pts
Part 2: FSM_D2	
Design file	10 pts
Simulation result	10 pts
Datapath diagram	5 pts
Part 3: Top Level	
Design file	15 pts
In-Lab	
Demonstrate Design 1 on board	15 pts
Demonstrate Design 2 on board	15 pts
Quiz	5 pts