


Timing Digram



A 4-to-1 multiplexer (MUX) is a combinational circuit that selects one of four input lines and routes it to a single output based on two select lines. It is a fundamental component in digital systems for data routing and signal management.

S₁

0

0

1

So

0

1

0

Output (Y)

 D_{o}

 D_1

 D_2

Functionality

1. Gate-Level Design

- Inputs: Four data lines (D₀, D₁, D₂, D₃) and two select lines (S₀, S₁).
- Output: A single line (Y) that carries the selected input.
- Enable Signal: Some MUX designs include an enable (EN) pin to activate/deactivate the circuit.

Truth Table	
The Boolean expression is: Y=S1 ⁻ S0 ⁻ D0+S1 ⁻ S0D1+S1S0 ⁻ D2+S1S0D3 <i>Y=S1S0D</i> 0+ <i>S1S</i> 0 <i>D</i> 1+ <i>S1S</i> 0 <i>D</i> 2+ <i>S1S</i> 0 <i>D</i> 3 .	
Implementations	

Uses AND, OR, and NOT	Tgates to implement the Boolean expression:	

- Four 3-input AND gates (one per input line). $1 1 D_3$
- One 4-input OR gate for the output.

• NOT gates for select line inversions.

Key features:

- Uses case statements for clarity.
- Enable pin (EN) deactivates output when low.

Applications

- 1. **Data Routing:** Directs signals in communication systems.
- 2. **Memory Addressing:** Selects memory locations in microprocessors.
- 3. **Sensor Networks:** Aggregates data from multiple sensors.
- 4. **FPGA Design:** Used in reconfigurable logic blocks34.

Popular ICs

- 74LS153: Dual 4-to-1 MUX with shared select lines.
- **SN74LVC1G157:** Single 4-to-1 MUX for low-voltage systems.