Chimera-2018-A

 $Assembly\ Language\ Programming$

Cans Technologies, Inc

Processor Architecture

MAIN		
REGISTERS:		
A	В	A (Accumulator) B
С	D	CD
Е	F	EF
INDEX REGISTERS:		_
X		V (Indox)
		X (Index)
Z		Z (Base)
SP		Stackpointer
PROGRAM		
COUNTER:		
PC		Programcounter
STATUS REGISTER:		_
Z V	I - N C	Flags

IMMEDIATE ADDRESSING (#)

The operand is the second byte for 8 bit instructions or the second byte for the lower byte and third byte for the higher byte represent the data for given instruction, no memory addressing is required.

IMPLIED ADDRESSING(impl)

A single byte instruction in which all of the data and operands are implied through the instruction itself.

ABSOLUTE ADDRESSING(abs)

In absolute addressing the second byte of an instruction represents the low order byte of an effective address. The third byte represents the high order byte of an effective address. The two bytes are added to allow full access to 65K of memory.

INDEXED ABSOLUTE ADDRESSING(abs,X)

In indexed absolute addressing the second byte and third byte of an instruction are used in conjunction with a index register (Register X). the second byte of the instruction represents the low order byte of an effective address. The third byte represents the high high byte of an effective address. The result is added to the index register giving a result anywhere in memory. Any 16 bit carry is discarded.

ZERO PAGE ADDRESSING(zpg)

In zero page addressing the second byte of a instruction represents the low order byte of an effective address. The high order byte is fixed at 0 giving you access to the first 256 memory locations.

INDIRECT ADDRESSING(ind)

In indirect addressing the second byte of an instruction represents the low order byte of a full effective address. The third byte represents the high order byte of an effective address forming a full effective address. The contents of the effective address represent the low order byte of an effective address, the contents of the next location in memory represents the high order byte giving the full effective addressing.

BASE OFFSET ADDRESSING(bas)

In base offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the base register. The offset is calculated by using the given byte as signed, resulting in -128 to +127. This offset is added to the contents of the base register giving the effective address within -128 to +127 of the base register.


OFFSET ADDRESSING(rel)

In offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the program counter. The offset is calculated by using the given byte as signed, resulting in -128 to +127. This offset is added to the contents of the program counter giving the effective address within -128 to +127.

REGISTER ADDRESSING

In Register addressing the name of the desintation register (and the source where applicable) is stated in the instruction needing no addition bytes.

Little Endian: Any instruction that contains 2 addition byte are arranged in the order of low first then high. Below is a example of a opcode using absolute addressing.



Hexadecimal Matrix

	0xF	RTN	lmpl	RCC	impl	RCS	impl	RNE	ldmi	REQ	ldmi	RVC	ldmi	RVS	ldmi	RMI	ldmi	RPL	ldmi	RHI	ldmi	RLE	ldmi		1			-	,		1		
	0xE	LDX	bas	LODS	pas	$_{ m TDZ}$	pas	$_{ m STA}$	pas	1		MV	А, Е	MV	В, н	MV	С, Е	MV	Д,	MV	Э Н	MV	다. 다	1	-	1		$_{ m LDA}$	pas	1	1	-	
	0xD	TDX	(ind)	LODS	(ind)	LDZ	(jud)	STA	(jud)		1	MV	А, Е	MV	В, Е	MV	C, E	MV	D, E	MV	ы Э	MV	균 크	SLS	bas	STZ	pas	LDA	(jud)	1	1	-	
	0xC	LDX	zpg	LODS	zpg	LDZ	zpg	STA	zpg		ı	MV	А, D	MV	B, D	MV	C,D	MV	Д, Д	MV	E,D	ΜV	ъ, D	SLS	(ind)	STZ	(ind)	LDA	zpg	SWI	lmpl	RTI	ldmi
	0xB	LDX	abs,X	LODS	abs,X	LDZ	abs,X	STA	abs,X	1	ı	MV	A , C	MV	B, C	MV	C, C	MV	Д О	MV	E, C	MV	ъ, С	SLS	zpg	STZ	zpg	LDA	abs,X	PSH	Ĺτι	POP	ĹT,
	0xA	LDX	abs	LODS	aps	LDZ	abs	STA	abs	1	1	MV	A , B	MV	B, B	MV	C, B	MV	D, B	MV	Е, В	MV	F, B	SLS	abs,X	ZLS	abs,X	LDA	abs	PSH	Ħ	POP	<u> </u>
	6x0	LDX	#	LODS	#	LDZ	#				1	MV	А, А	MV	В, А	MV	C , A	MV	D , A	MV	Е, А	MV	Е, А	SLS	aps	STZ	aps	LDA	#	PSH	Ω	POP	О
LOW NIBBLE	0x8	1	1	1	1	TSTA	Ą	INCA	Ą	DECA	A	RRA	A	RLCA	Ą	ASLA	Ą	ASRA	Ą	LSRA	Ą	NOTA	Ą	NEGA	A	ROLA	A	RARA	A	PSH	Ö	POP	C
LOW N	0x7	1	1	1	ı	TST	abs,X	INC	abs,X	DEC	abs,X	RR	abs,X	RLC	abs,X	ASL	abs,X	ASR	abs,X	LSR	abs,X	NOT	abs,X	NEG	abs,X	ROL	abs,X	RAR	abs,X	PSH	В	POP	В
	9×0	-			,	TST	aps	INC	aps	DEC	aps	RR	aps	RLC	aps	ASL	aps	ASR	aps	LSR	aps	NOT	aps	NEG	aps	ROL	aps	RAR	aps	PSH	FL	POP	FI
	0x2	JP	aps	JCC	aps	JCS	aps	JNE	aps	JEG	aps	JVC	aps	JAS	aps	JMI	aps	JPL	aps	JLS	aps	JLT	aps	MAX	impl	MXA	ldmi	$_{ m CSA}$	ldmi	PSH	Ą	POP	A
	0x4	-	1	ADD	А, Е	$_{\mathrm{SBB}}$	А, Е	CMP	А, Е	OR	Α, Ε	AND	А, Е	EOR	А, Е	STX	bas	1	ı	ΓD	В,#	LD	C,#	ΓD	D,#	LD	臣,#	ΓD	F,#	1	1	-	
	0x3	-	1	ADD	Α,Ε	$_{\mathrm{SBB}}$	Α,Ε	CMP	Α,Ε	OR	Α,Ε	AND	Α,Ε	EOR	Α,Ε	$_{ m XLX}$	(jud)	ADI	#	SBI	#	CPI	#	ORI	#	ANI	#	XRI	#	1	1	CALL	abs
	0x2	-		ADD	А, D	SBB	А, D	CMP	А, D	OR	A , D	AND	А, D	EOR	А, D	STX	zpg	SBCP	А, С	1	1	,	,	1	1	1	ı	1	,	NOP	impl	HLT	ldmi
																															lmpl		
	0x0	-		ADD	А, В	SBB	A , B	CMP	A , B	OR	A , B	AND	А, В	EOR	A , B	STX	aps		1	DEX	ldmi	INX	ldmi	DEZ	ldmi	INZ	ldmi	1		1			-
-	-	0x0	,	0x1	ı	0x2	'	0x3	,	0x4	,	0x2	,	9x0	'	0x2	,	0x8	'	6x0	'	0xa	'	qx0	1	0xc	,	0xq	'	0xe	,	0xf	-
'	٠													Ξ	ITI	3E	IIN	J	CH	II	I												

	OPCO	ODE			
	DESCRI	PTION			
	Flags: Z V	I-NC	Addressing Opcode		
	NOT	ES			
LDA	Addressing	Opcode	STA	A ddmagain m	Opcode
Loads Memory into	#	0xD9	Stores Accumulator	Addressing	
Accumulator	abs	0xDA		abs	0x3A
Flags: T T 0	abs,X	0xDB	into Memory Flags: T T 0	abs,X	0x3B
notes	zpg	0xDC	Ü	zpg	0x3C
	(ind)	0xDD	notes	(ind)	0x3D
	bas	0xDE		bas	0x3E
ADD	Addressing	Opcode	SBB	Addressing	Opcode
Register added to	A-B	0x10	Register subtracted to	A-B	0x20
Accumulator with	A-C	0x11	Accumulator with	A-C	0x21
Carry	A-D	0x12	Carry	A-D	0x22
Flags: T T T T	A-E	0x13	Flags: TTTT	A-E	0x23
notes	A-F	0x14	notes	A-F	0x24
CMP	Addressing	Opcode	OR	Addressing	Opcode
Register compared to	Addressing A-B	$\frac{\text{Opcode}}{0\text{x}30}$	Register bitwise	A-B	0x40
Accumulator	A-B A-C	0x30 $0x31$	inclusive or with	A-C	0x41
Flags: T T T T	A-C A-D	0x31 $0x32$	Accumulator	A-D	0x42
notes	A-D A-E	0x32 $0x33$	Flags: T T -	A-E	0x43
notes	A-E A-F	0x33 $0x34$	notes	A-F	0x44
	A-I	0.0.04			
			EOR	A 1.1	01-
AND	Addressing	Opcode	Register bitwise	Addressing	Opcode
Register bitwise and	A-B	0x50	exclusive or with	A-B	0x60
with Accumulator	A-C	0x51		A-C	0x61
Flags: T T -	A-D	0x52	Accumulator Flags: T T -	A-D	0x62
notes	A-E	0x53	0	A-E	0x63
	A-F	0x54	notes	A-F	0x64
ADI	Addressing	Opcode	SBI	Addressing	Opcode
Data added to	#	$\frac{0x83}{}$	Data subtracted to	#	$\frac{0 \times 93}{0 \times 93}$
Accumulator with	11		Accumulator with	11	5-200
Carry			Carry		
Flags: T T T T			Flags: TTTT		
notes			notes		
CPI	Addressing	Opcode	ORI	Addressing	Opcode
Data compared to	#	0xA3	Data bitwise inclusive	#	0xB3
Accumulator	"		or with Accumulator	"	
Flags: TTTT			Flags: T T -		
notes			notes		
ANI	Addressing	Opcode	XRI	Addressing	Opcode
Data bitwise and with	#	0xC3	Data bitwise exclusive	#	0xD3
Accumulator			or with Accumulator		
Flags: T T -			Flags: T T -		
notes			notes		

TSTA Bit test Memory or

Accumulator

Flags:

T - - - - T notes

Addressing

Α

Opcode 0x28

Opcode 0x26

0x27

Addressing

abs

abs,X

TST

Bit test Memory or

Accumulator

Flags:

T - - - - T notes

INC Increment Memory or Accumulator Flags: T T - notes DEC Decrement Memory or Accumulator Flags: T T - notes	Addressing Opcode abs 0x36 abs,X 0x37 Addressing Opcode abs 0x46 abs,X 0x47	INCA Increment Memory or Accumulator Flags: T T - notes DECA Decrement Memory or Accumulator Flags: T T - notes	Addressing Opcode A 0x38 Addressing Opcode A 0x48
RR Rotate right through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0x56 abs,X 0x57	RRA Rotate right through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0x58
RLC Rotate left through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0x66 abs,X 0x67	RLCA Rotate left through carry Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0x68
ASL Arithmetic shift left Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0x76 abs,X 0x77	ASLA Arithmetic shift left Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0x78
ASR Arithmetic shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0x86 abs,X 0x87	ASRA Arithmetic shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0x88
LSR Shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0x96 abs,X 0x97	LSRA Shift right Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0x98
NOT Negate Memory or Accumulator Flags: T T T notes	Addressing Opcode abs 0xA6 abs,X 0xA7	NOTA Negate Memory or Accumulator Flags: T T T notes	Addressing Opcode A 0xA8
NEG 2's complement Memory or Accumulator Flags: T T - notes	Addressing Opcode abs 0xB6 abs,X 0xB7	NEGA 2's complement Memory or Accumulator Flags: T T - notes	Addressing Opcode A 0xB8

ROL	Addressing	Opcode
Rotate left without	abs	0xC6
carry Memory or	abs,X	0xC7
Accumulator		
Flags: T T -		
notes		

	RAR		Addressing	Opcode
Rotat	e right without		abs	0xD6
carr	y Memory or		abs,X	0xD7
A	ccumulator			
Flags:	T T -			
	notes	1		

MV	Addressing	Opcode
Transfer from one	A-A	0x59
register to another	A-B	0x5A
Flags:	A-C	0x5B
notes	A-D	0x5C
	A-E	0x5D
	A-F	0x5E
	B-A	0x69
	В-В	0x6A
	B-C	0x6B
	B-D	0x6C
	B-E	0x6D
	B-F	0x6E
	C-A	0x79
	С-В	0x7A
	C-C	0x7B
	C-D	0x7C
	C-E	0x7D
	C-F	0x7E
	D-A	0x89
	D-B	0x8A
	D-C	0x8B
	D-D	0x8C
	D-E	0x8D
	D-F	0x8E
	E-A	0x99
	E-B	0x9A
	E-C	0x9B
	E-D	0x9C
	E- E	0x9D
	E-F	0x9E
	F-A	0xA9
	F-B	0xAA
	F-C	0xAB
	F-D	0xAC
	F- E	0xAD
	F-F	0xAE

ROLA	Addressing	Opcode
Rotate left without	A	0xC8
carry Memory or		
Accumulator		
Flags: T T -		
notes		

RARA	Addressing Opcode
Rotate right without	- A $0xD8$
carry Memory or	
Accumulator	
Flags: T T -	
notes	

MAX	Addressing Opcode
Transters Accumulator	impl 0xB5
to register X	
Flags:T-	
notes	

	MXA	Addressing	Opcode
Transte	ers register X to	impl	0xC5
A	ccumulator		
Flags:			
	notes		

LDX	Addressing	Opcode
ED11	Addressing	Opcode
Loads Memory into	#	0x09
register X	abs	0x0A
Flags: T T 0	abs,X	0x0B
notes	zpg	0x0C
	(ind)	0x0D
	bas	0x0E

STX	Addressing	Opcode
Stores register X into	abs	0x 70
Memory	abs,X	0x71
Flags: T T 0	zpg	0x72
notes	(ind)	0x73
	bas	0x74

DEX		Addressing	Opcode
Decrements register X		impl	0x90
Flags: T			
notes			

	INX	Add	lressing	Opcode
Increments register X		i	mpl	0xA0
Flags:	T			
	notes			

LODS	Addressing	Opcode
Loads Memory into	#	0x19
Stackpointer	abs	0x1A
Flags: T T 0	abs,X	0x1B
notes	zpg	0x1C
	(ind)	0x1D
	bas	0x1E

STS	Addressing	Opcode
Stores Stackpointer	abs	0xB9
into Memory	abs,X	0xBA
Flags: T T 0	zpg	0xBB
notes	(ind)	0xBC
	bas	0xBD

CSA	Addressing Opcode
Transters Status	impl $0xD5$
register to	
Accumulator	
Flags:	
notes	

PSH	Addressing	Opcode
Pushes Register onto	A	0xE5
the Stack	FL	0xE6
Flags:	В	0xE7
notes	$^{\mathrm{C}}$	0xE8
	D	0xE9
	${f E}$	0xEA
	${ m F}$	0xEB

POP	Addressing	Opcode
Pop the top of the	A	0xF5
Stack into the Register	FL	0xF6
Flags:	В	0xF7
notes	\mathbf{C}	0xF8
	D	0xF9
	${ m E}$	0xFA
	\mathbf{F}	0xFB

	JP	Addressing	Opcode
Loads	s Memory into	abs	0x05
Prog	gramCounter		
Flags:			
	notes		

LD	Addressing	Opcode
Loads Memory into	B,#	0x94
register	С,#	0xA4
Flags: T T 0	$_{\mathrm{D},\#}$	0xB4
notes	$_{\mathrm{E},\#}$	0xC4
	F,#	0xD4

	ADCP	Addressing	Opcode
Adds register pair into		A-C	0x81
Accı	ımulator pair		
Flags:			
	notes		

	SBCP	Addressing	Opcode
Subtracts register pair		A-C	0x82
into A	ccumulator pair		
Flags:			
	notes		

XCHG	Addressin	g Opcode
Swaps the registers	A-C	0x91
contents		
Flags: T T 0		
notes		

CALL	Addressing Opcode
Jump to subroutine	abs 0xF3
Flags:	
notes	

	RTN	Addressing	Opcode
Return from		impl	0x0F
$\operatorname{subroutine}$			
Flags:			
	notes		

JCC	Addressing	Opcode
Jump on Carry clear	abs	0x15
Flags:		
notes		

JCS	Addressing		JNE Jump on result not	Addressing	Opcode 0x35
Jump on Carry set Flags: notes	abs	0x25	Zero Flags: notes	abs	0.55
TDO	A 11 ·	0 1	ı		
JEQ Jump on result equal to Zero Flags: notes	Addressing abs	Opcode 0x45	JVC Jump on overflow clear Flags: notes	Addressing	Opcode 0x55
			JMI	Addressing	Opcode
JVS Jump on overflow set Flags: notes	Addressing abs	Opcode 0x65	Jump on negative result Flags: notes	abs	0x75
JPL	A 11	01-	JLS	Addressing	Opcode
Jump on positive result Flags: notes	Addressing	Opcode 0x85	Jump on result less then zero Flags: notes	abs	0x95
JLT	Addressing	Opcode			
Jump on result greater then zero Flags: notes	abs	0xA5	RCC Return on Carry clear Flags:	Addressing	Opcode 0x1F
			, D.V.		
RCS Return on Carry set Flags: notes	Addressing impl	Opcode 0x2F	RNE Return on result not Zero Flags: notes	Addressing impl	Opcode 0x3F
REQ	Addrossing	Oncodo	RVC	Addressing	Oncodo
Return on result equal to Zero Flags: notes	Addressing impl	0x4F	Return on overflow clear Flags: notes	impl	0x5F
			RMI	Addressing	Opcode
RVS Return on overflow set Flags: notes	Addressing impl	Opcode 0x6F	Return on negative result Flags: notes	impl	0x7F
RPL	Λ d.d.,,,,	Openda	DIII	Λ d d ====: :	Oncode
RPL Return on positive result Flags: notes	Addressing impl	Opcode 0x8F	RHI Return on result same or lower Flags: notes	Addressing impl	Opcode 0x9F
RLE Return on result higher Flags: notes	Addressing impl	Opcode 0xAF	CLC Clear Carry flag Flags:0 notes	Addressing impl	Opcode 0xA1

SEC		Addressing	Opcode
Set	t Carry flag	impl	0xB1
Flags:	1		
	notes		

CLI	Addressing	Opcode
Clear Interupt flag	impl	0xC1
Flags:0		
notes		

S	TI	Addressing	Opcode
Set Inte	rupt flag	impl	0xD1
Flags: -	1		
no	otes		

SEV			Addressing	Opcode
Set	Overflow flag	1	impl	0xE1
Flags:	-1			
	notes			

CLV		Ad	dressing	Opcode
Clear Overflow flag			impl	0xF1
Flags: - 0				
	notes			

NOP		Add	ressing	Opcode
No	operation	ir	mpl	0xE2
Flags:				
	notes			

	HLT	Addressing	Opcode
Wai	t for interupt	impl	0xF2
Flags:			
	notes		

SWI	Addressing	Opcode
Software interupt	impl	0xEC
Flags:1		
Pushes:		
Accumulator		
ProgramCounter		
Staus register		
General purpose		
registers (in order)		

RTI	Addressing	Opcode
Return from software	impl	0xFC
interupt		
Flags:		
Pops:		
General purpose		
registers (in order)		
Staus register		
ProgramCounter		
Accumulator		

LDZ	Addressing	Opcode
Loads Memory into	#	0x29
register Z	abs	0x2A
Flags:	abs,X	0x2B
notes	zpg	0x2C
	(ind)	0x2D
	bas	0x2E

STZ	Addressing	Opcode	
Stores register Z into	abs	0xC9	
Memory	abs,X	0xCA	
Flags:	zpg	0xCB	
notes	(ind)	0xCC	
	bas	0xCD	

	DEZ	Addressing	Opcode
Dec	rements base	impl	0xB0
	register		
Flags:	T		
	notes		

	INZ	Addressing	Opcode
Inci	rements base register	impl	0xC0
Flags:	T		
	notes		

			Registers Source								
op	details	Dest	A	FL	В	С	D	E	F	Stack	FLags
ADD	A + CF + R	A	-	-	0x10	0x11	0x12	0x13	0x14	-	T T T T
SBB	A - CF - R	A	-	-	0x20	0x21	0x22	0x23	0x24	-	T T T T
CMP	A - R		-	-	0x30	0x31	0x32	0x33	0x34	-	T T T T
OR	A R	A	-	-	0x40	0x41	0x42	0x43	0x44	-	T T -
AND	A & R	Α	-	-	0x50	0x51	0x52	0x53	0x54	-	T T -
EOR	A (+) R	A	-	-	0x60	0x61	0x62	0x63	0x64	-	T T -
TSTA	A - 0	A	0x28	-	-	-	-	-	-	-	T T -
INCA	A + 1	A	0x38	-	-	-	-	-	-	-	T T -
DECA	A - 1	A	0x48	-	-	-	-	-	-	-	T T -
RRA	fig 7	A	0x58	-	-	-	-	-	-	-	T T T
RLCA	fig 6	A	0x68	-	-	-	-	-	-	-	T T T
ASLA	fig 1	A	0x78	-	-	-	-	-	-	-	T T T
ASRA	fijg 2	A	0x88	-	-	-	-	-	-	-	T T T
LSRA	fig 3	A	0x98	-	-	-	-	-	-	-	T T T
NOTA	$A \sim$	A	0xA8	-	-	-	-	-	-	-	T T T
NEGA	0 - A	A	0xB8	-	-	-	-	-	-	-	T T -
ROLA	fig 5	A	0xC8	-	-	-	-	-	-	-	T T -
RARA	fig 4	A	0xD8	-	-	-	-	-	-	-	T T -
MV	A	A	0x59	-	0x5A	0x5B	0x5C	0x5D	0x5E	-	
		В	0x69	-	0x6A	0x6B	0x6C	0x6D	0x6E	-	
		С	0x79	-	0x7A	0x7B	0x7C	0x7D	0x7E	-	
		D	0x89	-	0x8A	0x8B	0x8C	0x8D	0x8E	-	
		\mathbf{E}	0x99	-	0x9A	0x9B	0x9C	0x9D	0x9E	-	
		F	0xA9	-	0xAA	0xAB	0xAC	0xAD	0xAE	-	
PSH	A -*		0xE5	0xE6	0xE7	0xE8	0xE9	0xEA	0xEB	-	
POP	+*	A	-	-	-	-	-	-	-	0xF5	
		FL	-	-	-	-	-	-	-	0xF6	
		В	-	-	-	-	-	-	-	0xF7	
		С	-	-	-	-	-	-	-	0xF8	
		D	-	-	-	-	-	-	-	0xF9	
		\mathbf{E}	-	-	-	-	-	-	-	0xFA	
		F	-	-	-	-	-	-	-	0xFB	
ADCP	R + A	A	-	-	-	0x81	-	-	-	-	
SBCP	R - A	A	-	-	-	0x82	-	-	-	-	
XCHG	R	A	-	-	-	0x91	-	-	-	-	T T 0

op	details	Dest	#	impl	abs	abs,X	zpg	(ind)	bas	rel	FLags
LDA	M	A	0xD9	- -	0xDA	0xDB	0xDC	0xDD	0xDE	-	T T 0
STA	A	M	-		0x3A	0x3B	0x3C	0x3D	0x3E		T T 0
ADI	A + CF + M	A	0x83		-	-	-	-	-		T T T T
SBI	A - CF - M	A	0x93	-	-	_	_	-	-	_	T T T T
CPI	A - M	- 11	0xA3		-	-					T T T T
ORI	A M	A	0xB3	-	-	-	_	-	-		T T -
ANI	A & M	A	0xC3	-	_	_	_	_	_		T T -
XRI	A (+) M	A	0xD3	-	-	-	-	-	-	-	T T -
TST	M - 0		-		0x26	0x27					T T -
INC	M + 1	M	-	-	0x36	0x37	_	-	-	_	T T -
DEC	M - 1	M	_	_	0x46	0x47			_		T T -
RR	fig 7	M	_		0x56	0x17					T T T
RLC	fig 6	M	-		0x66	0x67					T T T
ASL	fig 1	M			0x76	0x07					T T T
ASR	fijg 2	M	-		0x16	0x17 0x87				<u> </u>	T T T
LSR	fig 3	M	-		0x96	0x97					T T T
NOT	M ∼	M	-		0x96	0x97 0xA7					T T T
											T T -
NEG	0 - M	M	-	-	0xB6	0xB7	-	-	-	-	
ROL	fig 5	M	-	-	0xC6	0xC7	-	-	-		T T -
RAR	fig 4	M	-	- DF	0xD6	0xD7	-	-	-	-	T T -
MAX	A	X	-	0xB5	-	-	-	-	-	-	T -
MXA	X	A	-	0xC5	-	-	-	-	-	-	
LDX	M	X	0x09	-	0x0A	0x0B	0x0C	0x0D	0x0E	-	T T 0
STX	X	M	-	-	0x70	0x71	0x72	0x73	0x74	-	T T 0
DEX	X - 1	X	-	0x90	-	-	-	-	-	-	T
INX	X + 1	X	-	0xA0	-	-	-	-	-	-	T
LODS	M	SP	0x19	-	0x1A	0x1B	0x1C	0x1D	0x1E	-	T T 0
STS	SP	M	-	-	0xB9	0xBA	0xBB	0xBC	0xBD	-	T T 0
CSA	FL	Α	-	0xD5	-	-	-	-	-	-	
JP			-	-	0x05	-	-	-	-	-	
LD	M	В	0x94	-	-	-	-	-	-	-	
		С	0xA4	-	-	-	-	-	-	-	
		D	0xB4	-	-	-	-	-	-	-	
		Ε	0xC4	-	-	-	-	-	-	-	
		F	0xD4	-	-	-	-	-	-	-	T T 0
CALL			-	-	0xF3	-	-	-	-	-	
RTN			-	0x0F	-	-	-	-	-	-	
JCC	CF = 0		-	-	0x15	-	-	-	-	-	
JCS	CF = 1		-	-	0x25	-	-	-	-	-	
JNE	ZF = 0		-	-	0x35	-	-	-	-	-	
JEQ	ZF = 1		-	-	0x45	-	-	-	-	-	
JVC	VF = 0		-	-	0x55	-	-	-	-	-	
JVS	VF = 1		-	-	0x65	-	-	-	-	-	
JMI	NF = 1		-	-	0x75	-	-	-	-	-	
JPL	NF = 0			-	0x85	-		-	-		
JLS	$ZF NF ^VF = 0$				0x95	_			_	_	
JLT	$NF \cdot VF = 1$		_	-	0xA5	_		_	_	_	
RCC	CF = 0		-	0x1F	-	-	-	-			
RCS	CF = 0		_	0x2F	-	-	-	-	_		
RNE	ZF = 0		-	0x3F							
REO	ZF = 0 $ZF = 1$		-	0x4F	-	-	-	-			
RVC	VF = 0		-	0x4F 0x5F							
RVS	VF = 0 VF = 1		-	0x6F						-	
RMI	VF = 1 $NF = 1$			0x0F 0x7F							
RPL	$\frac{NF = 1}{NF = 0}$			0x1F 0x8F							
RHI	NF = 0 $CF \mid ZF = 1$			0x8F 0x9F							
RLE	$\frac{\text{CF} \text{ZF} = 1}{\text{CF} \text{ZF} = 0}$		-	0x9F 0xAF		-		-	-	-	
			-		-	-	-	-	-		
CLC	CF = 0		-	0xA1	-	-	-	-	-	-	0
SEC	CF = 1		-	0xB1	-	-	-	-	-	-	1
CLI	IF = 0		-	0xC1	-	-	-	-	-	-	0
STI	IF = 1		-	0xD1	-	-	-	-	-	-	1
SEV	VF = 1		-	0xE1	-	-	-	-	-	-	- 1
CLV	VF = 0		-	0xF1	-	-	-	-	-	-	- 0
NOP			-	0xE2	-	-	-	-	-	-	
HLT			-	0xF2	-	-	-	-	-	-	
SWI	-		-	0xEC	-	-	-	-	-	-	1
RTI	-		-	0xFC	-	-	-	-	-	-	
LDZ	M	Z	0x29	-	0x2A	0x2B	0x2C	0x2D	0x2E	-	
STZ	Z	M	-	-	0xC9	0xCA	0xCB	0xCC	0xCD	-	
DEZ	Z - 1	Z	-	0xB0	-	-	-	-	-	-	T
INZ	Z + 1	Z	-	0xC0	-	-	-	-	-	-	T

