Chimera-2018-A Emulator Assignment

Practical 1 - Loading and storing

CANS Tech INC

Your task is to complete writing an Chimera-2018-A Emulator. In particular you need to write the code that emulates the Chimera-2018-A instructions. You will find a description of the instructions on Blackboard.

The Registers

in the Chimera-2018-A Microprocessor

First, lets see what registers are in the Chimera-2018-A Microprocessor...

...Registers are pieces of fast memory

The Registers

- 8 bit Acummilator Register A Flags - Flags (individual bits) ProgramCounter - 16 bit Program Counter StackPointer - 16 bit Stack Pointer Base Register - 16 bit Base Register

Register X

- 8 bit Index Register

Register B

Register C Register D
Register E Register F

- 5 8 bit General Registers

The Registers

A Accumulator is where data can be stored and where calculations can happen.

The Flags are where the status of operations are stored, for example if a subtraction gives zero as a result then a Zero Flag is set.

A Index Register is used to address (point at) locations in memory where data is stored.

A Base Register is used to address (point at) the base of a location in memory where data is stored.

A General Purpose Register is used to store data for calculations

The 16 bit registers SP and PC point to locations in memory.

The Stack Pointer (SP) we will look at another time.

The Program Counter (PC) points to the next instruction (or part of) that is to be executed. As each instruction in memory is read and executed the PC is incremented.

The Addressing Modes

of the Chimera-2018-A Microprocessor

IMMEDIATE ADDRESSING (#)

The operand is the second byte for 8 bit instructions or the second byte for the lower byte and third byte for the higher byte represent the data for given instruction, no memory addressing is required.

IMPLIED ADDRESSING(impl)

A single byte instruction in which all of the data and operands are implied through the instruction itself.

ABSOLUTE ADDRESSING(abs)

In absolute addressing the second byte of an instruction represents the low order byte of an effective address. The third byte represents the high order byte of an effective address. The two bytes are added to allow full access to 65K of memory.

INDEXED ABSOLUTE ADDRESSING(abs,X)

In indexed absolute addressing the second byte and third byte of an instruction are used in conjunction with a index register (Register X). the second byte of the instruction represents the low order byte of an effective address. The third byte represents the high high byte of an effective address. The result is added to

the index register giving a result anywhere in memory. Any 16 bit carry is discarded.

ZERO PAGE ADDRESSING(zpg)

In zero page addressing the second byte of a instruction represents the low order byte of an effective address. The high order byte is fixed at 0 giving you access to the first 256 memory locations.

INDIRECT ADDRESSING(ind)

In indirect addressing the second byte of an instruction represents the low order byte of a full effective address. The third byte represents the high order byte of an effective address forming a full effective address. The contents of the effective address represent the low order byte of an effective address, the contents of the next location in memory represents the high order byte giving the full effective addressing.

BASE OFFSET ADDRESSING(bas)

In base offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the base register. The offset is calculated by using the given byte as signed, resulting

in -128 to +127. This offset is added to the contents of the base register giving the effective address within -128 to +127 of the base register.

OFFSET ADDRESSING(rel)

In offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the program counter. The offset is calculated by using the given byte as signed, resulting in -128 to +127. This offset is added to the contents of the program counter giving the effective address within -128 to +127.


REGISTER ADDRESSING

In Register addressing the name of the desintation register (and the source where applicable) is stated in the instruction needing no addition bytes.

The Chimera-2018-A

Emulator code

Copy the Emulator.zip file from Blackboard and unzip it. Copy the Emulator directory onto your home drive if it isn't already there.



Eventually Visual Studio 2012 will open...

```
≡#include "stdafx.h"
 #include <winsock2.h>
 #pragma comment(lib, "wsock32.lib")
 #define STUDENT_NUMBER (12345678"
 #define IP ADDRESS SERVER "127.0.0.1
 #define PORT SERVER 0x1984 // We define a port that we are going to use.
 #define PORT CLIENT 0x1985 // We define a part that we are going to use.
 #define WORD unsigned short
 #define DWORD unsigned long
 #define BYTE unsigned char
                                  Replace with your
 #define MAX FILENAME SIZE 500
                                  student number
 #define MAX BUFFER SIZE 500
 SOCKADDR IN server addr:
 SOCKADDR IN client addr:
```

Build the project using the menu options at the top of the Visual Studio screen. Once it has built ok run it...

```
■ W:\Teaching\UFCF93-30-1\Assignments\Assignment 1\Moterola6800\Sim6800\Debug\Sim6800.exe
UWE Computer and Network Systems Assignment 1 (2014-15)
Please select option

    Load and run a hex file
    Have the server test and mark your emulator

  - Exit
Enter option:
```

The option:

L - lets you load a .hex file and execute it (they can be found on Blackboard)

 ${\bf T}$ - lets you obtain your current marks for implementing the 6800 instructions

E - lets you exit your program

Type E for now...

The code that you do need to change resides in the function...

 $void\ Group_1(BYTE\ opcode)$

 $void\ Group_2_move(BYTE\ opcode)$

These may or may not have some useful code already in there.

Implementing the LDA Instruction

LDA loads Accumulator A with the contents of an address in memory

6 different addressing modes are used with LDA

- #
- abs
- abs, X
- zpg
- (ind)
- bas

LDA

LDA (#) - Hex: 0xD9

```
data = fetch();
Registers[REGISTER_A] = data;
```

LDA (abs) - Hex: 0xDA

```
LB = fetch();

HB = fetch();

address += (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE) {

Registers[REGISTER_A] = Memory[address];

}
```

LDA (abs,X) - Hex: 0xDB

```
address += IndexRegister;

LB = fetch();

HB = fetch();

address += (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE) {

Registers[REGISTER_A] = Memory[address];

}
```

LDA (zpg) - Hex: 0xDC

```
address += 0x0000 | (WORD)fetch();

if(address >= 0 && address < MEMORY_SIZE) {

Registers[REGISTER_A] = Memory[address];

}
```

LDA ((ind)) - Hex: 0xDD

```
LB = fetch();

HB = fetch();

address = (WORD)((WORD)HB « 8) + LB;

LB = Memory[address];

HB = Memory[address + 1];

address = (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE) {

Registers[REGISTER_A] = Memory[address];

}
```

LDA (bas) - Hex: 0xDE

```
if((LB = fetch()) >= 0x80)
LB = 0x00 - LB;
address += (BaseRegister - LB);
else address += (BaseRegister + LB);
if(address >= 0 && address < MEMORY_SIZE) {
    Registers[REGISTER_A] = Memory[address];
}</pre>
```

Implementing the STA Instruction

STA stores the contents of the Accumulator to memory

5 different addressing modes are used with STA

- abs
- abs,X
- zpg
- (ind)
- bas

STA (abs) - Hex: 0x3A

```
LB = fetch();

HB = fetch();

address += (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE) {

Memory[address] = Registers[REGISTER_A];

}
```

STA (abs,X) - Hex: 0x3B

```
address += IndexRegister;

LB = fetch();

HB = fetch();

address += (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE) {

Memory[address] = Registers[REGISTER_A];

}
```

STA (zpg) - Hex: 0x3C

```
 \begin{array}{l} {\rm address} \mathrel{+}= 0\mathrm{x}0000 \mid (\mathrm{WORD})\mathrm{fetch}(); \\ {\rm if}(\mathrm{address}>= 0 \;\&\& \;\mathrm{address} < \mathrm{MEMORY\_SIZE}) \; \{ \\ {\rm Memory}[\mathrm{address}] = \mathrm{Registers}[\mathrm{REGISTER\_A}]; \\ \} \end{array}
```

STA ((ind)) - Hex: 0x3D

```
LB = fetch();

HB = fetch();

address = (WORD)((WORD)HB « 8) + LB;

LB = Memory[address];

HB = Memory[address + 1];

address = (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE) {

Memory[address] = Registers[REGISTER_A];

}
```

STA (bas) - Hex: 0x3E

```
\begin{split} & \text{if}((\text{LB} = \text{fetch}()) >= 0 \text{x} 80) \\ & \text{LB} = 0 \text{x} 00 \text{ - LB}; \\ & \text{address} \ += \text{(BaseRegister - LB)}; \\ & \text{else address} \ += \text{(BaseRegister + LB)}; \\ & \text{if}(\text{address} \ >= 0 \ \&\& \ \text{address} \ < \ \text{MEMORY\_SIZE)} \ \{ \\ & \text{Memory}[\text{address}] \ = \ \text{Registers}[\text{REGISTER\_A}]; \\ \} \end{split}
```

Implementing the LD Instruction for Register B

LD loads a general purpose register with the contents of an address in memory

1 different addressing modes are used with LD

- #

LD (#) - Hex: 0x94

```
data = fetch();
Registers[REGISTER_B] = data;
```

There is a LD for every one of the General purpose registers...

...The rest you will have to do in your own time

Implementing the MV Instruction for Register A

First lets look at the MV block									
0x59	0x69	0x79	0x89	0x99	0xA9				
A, A	А, В	A, C	A, D	A, E	A, F				
0x5A	0x6A	0x7A	0x8A	0x9A	0xAA				
B, A	В, В	B, C	B, D	B, E	B, F				
0x5B	0x6B	0x7B	0x8B	0x9B	0xAB				
C, A	C, B	C, C	C, D	C, E	C, F				
0x5C	0x6C	0x7C	0x8C	0x9C	0xAC				
D, A	D, B	D, C	D, D	D, E	D, F				
0x5D	0x6D	0x7D	0x8D	0x9D	0xAD				
E, A	E, B	E, C	E, D	E, E	E, F				
0x5E	0x6E	0x7E	0x8E	0x9E	0xAE				
F, A	F, B	F, C	F, D	F, E	F, F				

Hex destination, source

The source and destination are both offsets of the first MV instruction

 $Group_2_Move(BYTE\ opcode)$

Find this function, your MV code will go in here

Inside the function you will need two variables fo the source and destination.

BYTE destination = opcode & 0x0F; BYTE source = opcode » 4;

You will also need two temperay variables for the registers

int destReg;
int sourceReg;

Now create a switch like the one that was in Group_1

```
switch(dest) {
    case 0x00:
        destReg = REGISTER_A;
        break;
    case 0x01:
        destReg = REGISTER_B;
        break;
```

You will need something similar for source as well

Once we have the source and destination registers we can complete the operation by making the destination equal the source:

Registers[destReg] = Registers[sourceReg];

Implementing the LODS Instruction

LODS loads StackPointer with the contents of an address in memory

6 different addressing modes are used with LODS

- #
- abs
- abs, X
- zpg
- (ind)
- bas

LODS (#) - Hex: 0x19

```
\begin{aligned} & \text{data} = \text{fetch}(); \\ & \text{StackPointer} = \text{data} ; \\ & \text{StackPointer} += (\text{WORD}) \text{fetch}() \ \ \text{``} \ \ 8; \end{aligned}
```

LODS (abs) - Hex: 0x1A

```
LB = fetch();

HB = fetch();

address += (WORD)((WORD)HB « 8) + LB;

if(address >= 0 && address < MEMORY_SIZE - 1) {

StackPointer = Memory[address];

StackPointer += (WORD)Memory[address + 1] « 8;

}
```

LODS (abs,X) - Hex: 0x1B

```
 \begin{array}{l} {\rm address} \; += \; {\rm IndexRegister}; \\ {\rm LB} = {\rm fetch}(); \\ {\rm HB} = {\rm fetch}(); \\ {\rm address} \; += \; ({\rm WORD})(({\rm WORD}){\rm HB} \; \text{ \ensuremath{$\otimes$}} \; 8) \; + \; {\rm LB}; \\ {\rm if}({\rm address} \; >= \; 0 \; \&\& \; {\rm address} \; < \; {\rm MEMORY\_SIZE} \; - \; 1) \; \left\{ \\ {\rm StackPointer} \; = \; {\rm Memory}[{\rm address}]; \\ {\rm StackPointer} \; += \; ({\rm WORD}){\rm Memory}[{\rm address} \; + \; 1] \; \ensuremath{\ensuremath{$\otimes$}} \; 8; \\ \end{array} \right\}
```

LODS (zpg) - Hex: 0x1C

```
 \begin{array}{l} address \mathrel{+=} 0x0000 \mid (WORD)fetch(); \\ if(address \mathrel{>=} 0 \&\& \; address \mathrel{<} MEMORY\_SIZE \; \text{-} \; 1) \; \{ \\ StackPointer \mathrel{=} Memory[address]; \\ StackPointer \mathrel{+=} (WORD)Memory[address \; \text{+} \; 1] \; \text{$\scriptstyle \&$} \; 8; \\ \} \end{array}
```

LODS ((ind)) - Hex: 0x1D

```
LB = fetch();
HB = fetch();
address = (WORD)((WORD)HB « 8) + LB;
LB = Memory[address];
HB = Memory[address + 1];
address = (WORD)((WORD)HB « 8) + LB;
if(address >= 0 && address < MEMORY_SIZE - 1) {
    StackPointer = Memory[address];
    StackPointer += (WORD)Memory[address + 1] « 8;
}
```

LODS (bas) - Hex: 0x1E

```
\begin{split} & \text{if}((\text{LB} = \text{fetch}()) >= 0 \text{x} 80) \\ & \text{LB} = 0 \text{x} 00 \text{ - LB}; \\ & \text{address} \ += \text{(BaseRegister - LB)}; \\ & \text{else address} \ += \text{(BaseRegister + LB)}; \\ & \text{if}(\text{address} \ >= 0 \&\& \ \text{address} \ < \ \text{MEMORY\_SIZE - 1)} \ \{ \\ & \text{StackPointer} \ = \ \text{Memory[address]}; \\ & \text{StackPointer} \ += \ (\text{WORD}) \\ & \text{Memory[address} \ + 1] \ \ \ \&; \\ \} \end{split}
```

Don't forget to compile and run your program to check that it runs and see how many marks you have earned!

To be finished by next week LDA, STA, MV MAX MXA LDX STX LODS STS CSA LD LDZ STZ instructions

You now must do this in your own time
and you must complete it before your next practical in one weeks time or you will fall behind!