TASK 3: PIPELINE PROCESSOR DESIGN

BASIC INFORMATION

A 4-stage pipelined processor is designed to execute instructions in multiple stages, allowing different instructions to be processed simultaneously, thereby improving throughput and performance. The processor follows these four basic stages in its pipeline:

1. Instruction Fetch (IF):

- The processor fetches the instruction from memory.
- The instruction is stored in the instruction register (IR).

2. Instruction Decode (ID):

- The processor decodes the fetched instruction.
- The registers specified by the instruction are read, and control signals are generated.

3. Execution (EX):

- The processor performs the operation specified by the instruction (e.g., ADD, SUB).
- For arithmetic instructions, the ALU (Arithmetic Logic Unit) performs the operation.
- For load instructions, the memory address is calculated.

4. Memory Access (MEM) / Write-back (WB):

- For Load instructions: The processor accesses memory to load the data into a register.
- For Arithmetic instructions: The result is written back to the register file.

Key Instruction Types:

- ADD and SUB: Arithmetic operations performed by the ALU.
- AND: Logical operation performed by the ALU.
- LOAD: Memory access instruction to load data into registers.

PYHTON CODE:

```
instructions = ["ADD R1, R2, R3", "SUB R4, R5, R6", "LOAD R7, 100(R8)"]
stages = ["IF", "ID", "EX", "MEM/WB"]
for i in range(len(instructions)):
    print(f"Instruction {i+1}: {instructions[i]}")
    for stage in stages:
        print(f"Cycle {i+1}: {stage}")
```

OUTPUT:]

