FIGURE 4-1: REGISTER FILE MAP - PIC16F83/CR83




FIGURE 4-2: REGISTER FILE MAP - PIC16F84/CR84

| File Address File Address                          |   |                                   |            |  |  |  |  |  |  |  |  |
|--|---|-----------------------------------|------------|--|--|--|--|--|--|--|--|
| 00h  | Indirect addr. (1)                              | Indirect addr. <sup>(1)</sup>     | 80h        |  |  |  |  |  |  |  |  |
| 01h  | TMR0  | OPTION                            | 81h        |  |  |  |  |  |  |  |  |
| 02h  | PCL   | PCL                               | 82h        |  |  |  |  |  |  |  |  |
| 03h  | STATUS  | STATUS                            | 83h        |  |  |  |  |  |  |  |  |
| 04h  | FSR   | FSR                               | 84h        |  |  |  |  |  |  |  |  |
| 05h  | PORTA   | TRISA                             | 85h        |  |  |  |  |  |  |  |  |
| 06h  | PORTB   | TRISB                             | 86h        |  |  |  |  |  |  |  |  |
| 07h  |   |                                   | 87h        |  |  |  |  |  |  |  |  |
| 08h  | EEDATA  | EECON1                            | 88h        |  |  |  |  |  |  |  |  |
| 09h  | EEADR   | EECON2 <sup>(1)</sup>             | 89h        |  |  |  |  |  |  |  |  |
| 0Ah  | PCLATH  | PCLATH                            | 8Ah        |  |  |  |  |  |  |  |  |
| 0Bh  | INTCON  | INTCON                            | 8Bh        |  |  |  |  |  |  |  |  |
| 0Ch  |   |                                   | 8Ch        |  |  |  |  |  |  |  |  |
|  | 68<br>General<br>Purpose<br>registers<br>(SRAM) | Mapped<br>(accesses)<br>in Bank 0 |            |  |  |  |  |  |  |  |  |
| 4Fh<br>50h   |   |                                   | CFh<br>D0h |  |  |  |  |  |  |  |  |
|  |   |                                   |            |  |  |  |  |  |  |  |  |
| 7Fh  |   |                                   | FFh        |  |  |  |  |  |  |  |  |
| Bank 0 Bank 1                                      |   |                                   |            |  |  |  |  |  |  |  |  |
| ☐ Unimplemented data memory location; read as '0'. |   |                                   |            |  |  |  |  |  |  |  |  |
| Note 1: Not a physical register.                   |   |                                   |            |  |  |  |  |  |  |  |  |

## PIC16F8X

TABLE 4-1 REGISTER FILE SUMMARY

| Address | Name           | Bit 7   | Bit 6  | Bit 5 | Bit 4                                       | Bit 3 | Bit 2 | Bit 1 | Bit 0     | Value on<br>Power-on<br>Reset | Value on all other resets (Note3) |
|---------|----------------|---|--------|-------|---|-------|-------|-------|-----------|-------------------------------|-----------------------------------|
| Bank 0  |                |   |        |       |   |       |       |       |           |                               |                                   |
| 00h     | INDF           | Uses contents of FSR to address data memory (not a physical register) |        |       |   |       |       |       |           |                               |                                   |
| 01h     | TMR0           | 8-bit real-time clock/counter   |        |       |   |       |       |       |           | xxxx xxxx                     | uuuu uuuu                         |
| 02h     | PCL            | Low order 8 bits of the Program Counter (PC)                          |        |       |   |       |       |       | 0000 0000 | 0000 0000                     |                                   |
| 03h     | STATUS (2)     | IRP   | RP1    | RP0   | TO  | PD    | Z     | DC    | С         | 0001 1xxx                     | 000q quuu                         |
| 04h     | FSR            | Indirect data memory address pointer 0                                |        |       |   |       |       |       |           | xxxx xxxx                     | uuuu uuuu                         |
| 05h     | PORTA          | _   | _      | _     | RA4/T0CKI                                   | RA3   | RA2   | RA1   | RA0       | x xxxx                        | u uuuu                            |
| 06h     | PORTB          | RB7   | RB6    | RB5   | RB4   | RB3   | RB2   | RB1   | RB0/INT   | xxxx xxxx                     | uuuu uuuu                         |
| 07h     |                | Unimplemented location, read as '0'                                   |        |       |   |       |       |       |           |                               |                                   |
| 08h     | EEDATA         | EEPROM data register  |        |       |   |       |       |       |           | xxxx xxxx                     | uuuu uuuu                         |
| 09h     | EEADR          | EEPROM address register   |        |       |   |       |       |       | xxxx xxxx | uuuu uuuu                     |                                   |
| 0Ah     | PCLATH         | _   |        | _     | Write buffer for upper 5 bits of the PC (1) |       |       |       |           | 0 0000                        | 0 0000                            |
| 0Bh     | INTCON         | GIE   | EEIE   | TOIE  | INTE  | RBIE  | TOIF  | INTF  | RBIF      | 0000 000x                     | 0000 000u                         |
| Bank 1  |                |   |        |       |   |       |       |       |           |                               |                                   |
| 80h     | INDF           | Uses contents of FSR to address data memory (not a physical register) |        |       |   |       |       |       |           |                               |                                   |
| 81h     | OPTION_<br>REG | RBPU  | INTEDG | TOCS  | TOSE  | PSA   | PS2   | PS1   | PS0       | 1111 1111                     | 1111 1111                         |
| 82h     | PCL            | Low order 8 bits of Program Counter (PC)                              |        |       |   |       |       |       |           | 0000 0000                     | 0000 0000                         |
| 83h     | STATUS (2)     | IRP   | RP1    | RP0   | TO  | PD    | Z     | DC    | С         | 0001 1xxx                     | 000q quuu                         |
| 84h     | FSR            | Indirect data memory address pointer 0                                |        |       |   |       |       |       |           | xxxx xxxx                     | uuuu uuuu                         |
| 85h     | TRISA          | _   | _      | _     | PORTA data direction register               |       |       |       |           | 1 1111                        | 1 1111                            |
| 86h     | TRISB          | PORTB data direction register   |        |       |   |       |       |       | 1111 1111 | 1111 1111                     |                                   |
| 87h     |                | Unimplemented location, read as '0'                                   |        |       |   |       |       |       |           |                               |                                   |
| 88h     | EECON1         | _   | _      | _     | EEIF  | WRERR | WREN  | WR    | RD        | 0 x000                        | 0 q000                            |
| 89h     | EECON2         | EEPROM control register 2 (not a physical register)                   |        |       |   |       |       |       |           |                               |                                   |
| 0Ah     | PCLATH         | _   | _      | _     | Write buffer for upper 5 bits of the PC (1) |       |       |       |           | 0 0000                        | 0 0000                            |
| 0Bh     | INTCON         | GIE   | EEIE   | TOIE  | INTE  | RBIE  | TOIF  | INTF  | RBIF      | 0000 000x                     | 0000 000u                         |

Legend: x = unknown, u = unchanged. - = unimplemented read as '0', <math>q = value depends on condition.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> is never transferred to PCLATH.

<sup>2:</sup> The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  status bits in the STATUS register are not affected by a  $\overline{\text{MCLR}}$  reset.

<sup>3:</sup> Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.