CSE433

Proje 0

Bit Sequence Detector In Verilog

Lecturer: Alp Arslan Bayrakçı

Assistant: Fatma Nur Esirci

Table Of Contents

Table Of Contents	1
State Diagram	3
Truth Table	4
Karnaugh Maps For D-Flip Flops	5
Verifying Design With Behavioral Verilog	5
sqd_behavioral Module	5
sqd_behavioral Module Test Bench Results	6
Structural Verilog Implementation & Testbenches	7
d_flipflop Module Testbench	7
sqd_structural Module	8
sqd_structural Module Testbench	9
On Paper Design	11

State Diagram

Where:


A → '-'

 $B \rightarrow '1'$

 $C \rightarrow `10"$

 $D \rightarrow `101$

 $E \rightarrow \text{`1011'}$



Truth Table

Where:

State A \rightarrow 3'b000

State B \rightarrow 3'b001

State $C \rightarrow 3'b010$

State D \rightarrow 3'b011

State E \rightarrow 3'b100

	Previous State				Input	Next State				Output
	Symbol	Q2	Q1	Q0	Х	Symbol	Q2+	Q1+	Q0+	Z
0	Α	0	0	0	0	Α	0	0	0	0
1	Α	0	0	0	1	В	0	0	1	0
2	В	0	0	1	0	O	0	1	0	0
3	В	0	0	1	1	В	0	0	1	0
4	С	0	1	0	0	Α	0	0	0	0
5	С	0	1	0	1	D	0	1	1	0
6	D	0	1	1	0	С	0	1	0	0
7	D	0	1	1	1	Е	1	0	0	0
8	Е	1	0	0	0	С	0	1	0	0
9	Е	1	0	0	1	Α	0	0	0	1
10	-	1	0	1	0	-	X	X	X	X
11	-	1	0	1	1	-	X	X	X	X
12	-	1	1	0	0	-	X	X	X	X
13	-	1	1	0	1	-	Х	Х	X	X
14	ı	1	1	1	0	1	X	X	Х	Х
15	-	1	1	1	1	-	Х	Х	Х	Х

There is no need to add D-Flip Flops to the truth table since they will be the same as the 'Next State'.

Karnaugh Maps For D-Flip Flops

```
Where:

A \rightarrow Q2

B \rightarrow Q1

C \rightarrow Q0

D \rightarrow X

D2: B.C.D \rightarrow map

= Q1.Q0.X

D1: CD' + AD' + BC'D \rightarrow map

= Q0.X' +Q2.X' + Q1.Q0'.X

D0: A'B'D + A'C'D \rightarrow map

= Q2'.Q1'.X + Q2'.Q0.'X
```


Links are from an online tool to solve karnaugh maps called http://www.32x8.com.

Verifying Design With Behavioral Verilog

sqd_behavioral Module

```
8
       reg [2:0] Q = 3'b000;
 9
10
      always @(posedge CLK, posedge RESET)
11
     -begin
           $monitor("Q: %b, X: %b, Z: %b", Q, X, Z OUT);
12
          if (RESET == 1)
13
              Q = 3'b0000;
14
15
16 else begin
17
              Q[2] \leftarrow (Q[1] & Q[0] & X);
18
              Q[1] \leftarrow (Q[0] & \sim X) \mid (Q[2] & \sim X) \mid (Q[1] & \sim Q[0] & X);
19
              Q[0] \leftarrow (\sim Q[2] \& \sim Q[1] \& X) \mid (\sim Q[2] \& \sim Q[0] \& X);
20
           end
21
      end
22
23
       assign Z OUT = Q[2] & \sim Q[1] & \sim Q[0] & X;
       endmodule
24
```

sqd_behavioral Module Test Bench Results



Design is working correctly, the FSM flow is right. We continue with structural implementation next.

Structural Verilog Implementation & Testbenches

d flipflop Module Testbench

```
| initial begin
   9
  10
        $monitor("D=%b, RESET=%b, CLK=%b, Q=%b, QN=%b",D,RESET,CLK,Q,QN);
 11
 12
       CLK = 0;
 13
  14
       D=0; RESET=0;
 15
 16
       #2 D=1; RESET=0;
       #2 D=1; RESET=1;
 17
       #2 D=0; RESET=0;
 18
 19
 20 Lend
  21 always #2 CLK=~CLK;
     endmodule
VSIM 23> run
# D=0, RESET=0, CLK=0, Q=x, QN=x
# D=1, RESET=0, CLK=1, Q=1, QN=0
# D=1, RESET=1, CLK=0, Q=1, QN=0
# D=0, RESET=0, CLK=1, Q=0, QN=1
# D=0, RESET=0, CLK=0, Q=0, QN=1
# D=0, RESET=0, CLK=1, Q=0, QN=1
# D=0, RESET=0, CLK=0, Q=0, QN=1
# D=0, RESET=0, CLK=1, Q=0, QN=1
# D=0, RESET=0, CLK=0, Q=0, QN=1
# D=0, RESET=0, CLK=1, Q=0, QN=1
```

This module is working correctly.

sqd_structural Module

```
-module sqd structural (
      input CLK,
 2
      input X,
 3
     input RESET,
 4
 5
     output Z OUT
 6
     );
 7
 8
     wire Q0,Q0N,Q1,Q1N,Q2,Q2N; //State Bits
 9
   wire Al, A2, A3, A4, A5;
                               //Gate output wires
10
    wire DO, D1, D2;
                                //D Flip-Flop inputs
    wire XN;
11
                                //Inverse of input bit X
12
13
     //State Registers
14
     d flipflop ff0(D0, RESET, CLK, Q0, Q0N);
15
    d flipflop ffl(Dl, RESET, CLK, Ql, QlN);
   d flipflop ff2 (D2, RESET, CLK, Q2, Q2N);
16
17
18
     //Next State Logic
19
    not Il (XN, X);
20
21
     //D2 In
22
     and G1 (D2, Q1,Q0,X);
23
24
     //D1 In
25
     and G2 (A1, Q0, XN);
    and G3 (A2, Q2, XN);
26
27
    and G4 (A3, Q1,Q0N,X);
28
     or G5 (D1, A1, A2, A3);
29
30
    //D0 In
31
    and G6 (A4, Q2N,Q1N,X);
32
     and G7 (A5, Q2N, Q0N, X);
    or G8 (D0, A4, A5);
34
35
     //Output Logic
36
     and G9 (Z OUT, Q2,Q1N,Q0N,X);
37
38
     always @ (posedge CLK)
39
   begin
      $monitor("Q: %b%b%b, X: %b, Z: %b", Q2,Q1,Q0, X,Z OUT);
40
41
      end
42
43
     endmodule
```

sqd_structural Module Testbench


```
1
     module sqd structural tb;
 2
    reg CLK;
 3
 4
   reg X;
5 reg RESET;
    wire Z OUT;
 6
7
8
   integer seed, i;
9
10 sqd_structural sqd(CLK, X,RESET,Z_OUT);
11
12 - initial begin
13
    CLK = 0;
14
     forever #5 CLK = ~CLK;
     end
15
16
17 | initial begin
        RESET = 1;
18
19
        #30;
20
       RESET = 0;
21
    end
22
23
    always @ (posedge CLK)
24 -begin
25
26
        i = $urandom%20;
27
        if(i > 2)
28
          X = 1;
29
       else
30
          X = 0;
31
32
       //$monitor("time = %4.lt, X = %b, Z OUT = %b", $time, X, Z OUT);
33
     end
34
35
36
37
38
    endmodule
39
```

This testbench generates random bits. Approximately %10 of bits are '0', %90 of bits are '1'.

```
sim:/sqd structural tb/CLK \
sim:/sqd_structural_tb/X \
sim:/sqd structural tb/RESET \
sim:/sqd structural tb/Z OUT
VSIM 26> run
# Q:000, X:1, z:0
# Q:000, X:1, z:0
# Q:000, X:1, z:0
# Q:00x, X:1, z:0
# Q:001, X:1, z:0
# Q:001, X:0, z:0
# 0:010. X:1. z:0
# Q:011, X:1, z:0
# Q:100, X:0, z:0
# Q:010, X:1, z:0
run
# Q:011, X:1, z:0
# 0:100. X:1. z:1
# Q:000, X:1, z:0
# Q:001, X:1, z:0
# Q:001, X:1, z:0
# Q:001, X:0, z:0
# Q:010, X:1, z:0
# Q:011, X:1, z:0
# Q:100, X:1, z:1
# Q:000, X:1, z:0
run
# Q:001, X:1, z:0
run
# Q:001, X:1, z:0
VSIM 27> run
# 0:001. X:0.
# Q:010, X:1, z:0
# Q:011, X:0, z:0
# Q:010, X:1, z:0
# Q:011, X:1, z:0
# Q:100, X:1, z:1
# Q:000, X:1, z:0
# Q:001, X:1, z:0
# Q:001, X:0, z:0
# Q:010, X:0, z:0
                                         Page 9
VSIM 27>
```

On Paper Design

In case there is a typo in the tables or FSM in the report, here is the original design.



Page 10