# Understanding of pci\_read\_bases of linux PCI/PCIe driver



#### Understanding of pci\_read\_bases of linux PCI/PCIe driver

```
1 pci_read_bases
1.1 The calling process of pci_read_bases
1.2 pci_read_bases function definition
1.3 __pci_read_base
1.4 pcibios_bus_to_resource
```

## 1 pci\_read\_bases

The process of device enumeration is as follows. The pci\_read\_bases function will read the relevant information of the PCIe device, mainly related to the resource size information required by the PCI/PCIe device.

#### 1.1 The calling process of pci\_read\_bases

```
1
         pci_scan_root_bus(&pdev->dev, 0, &rockchip_pcie_ops, rockchip, &res);
 2
                     pci_scan_root_bus_msi
 3
                 pci_scan_child_bus
 4
                     pci_scan_slot
 5
                              dev = pci_scan_single_device(bus, devfn);
 6
                                                       dev = pci scan device(bus, devfn);
 7
                                                               struct pci_dev *dev;
 8
                                                               dev = pci alloc dev(bus);
 9
                                                               pci setup device
10
                                      pci_read_bases(dev, 6, PCI_ROM_ADDRESS);
11
                              pci_device_add(dev, bus);
```

#### 1.2 pci\_read\_bases function definition

- · pci\_read\_bases first traverses the BAR configuration of howmany PCI/PCIe devices in turn
- struct resource \*res = &dev->resource[pos] Obtain the resource structure of the BAR corresponding to the corresponding PCI/PCIe device, and fill in the resource information obtained later
- \_\_pci\_read\_base is used for specific PCI/PCIe device resource acquisition and analysis, which will be further analyzed later
- If the rom is valid, it will further parse the resource information of the extended configuration space of PCI\_ROM\_RESOURCE ( #6: expansion ROM resource )

```
Τ
 2
     static void pci_read_bases(struct pci_dev *dev, unsigned int howmany, int rom)
 3
     {
             unsigned int pos, reg;
 4
 5
             if (dev->non compliant bars)
 6
                     return:
 7
 8
             /* Per PCIe r4.0, sec 9.3.4.1.11, the VF BARs are all RO Zero */
 9
             if (dev->is_virtfn)
10
                     return;
11
12
             for (pos = 0; pos < howmany; pos++) {
13
                     struct resource *res = &dev->resource[pos];
```

```
14
                        reg = PCI_BASE_ADDRESS_0 + (pos << 2);</pre>
  15
                        pos += __pci_read_base(dev, pci_bar_unknown, res, reg);
  16
               }
  17
  18
               if (rom) {
  19
                        struct resource *res = &dev->resource[PCI ROM RESOURCE];
  20
                        dev->rom_base_reg = rom;
                        res->flags = IORESOURCE MEM | IORESOURCE PREFETCH |
twen
                                        IORESOURCE READONLY | IORESOURCE SIZEALIGN;
twen
twen
                        __pci_read_base(dev, pci_bar_mem32, res, rom);
 twen
               }
  25
→
```

#### 1.3 \_\_pci\_read\_base

- Consistent with the meaning of the declaration of the function itself, read the BAR register of the PCI/PCIe device, parse the attributes of the PCI/PCIe device and resource requirement information
- · The process of reading the BAR register
  - Read BAR, retain the original value
  - Write 0xFFFFFFF to BAR
  - After reading it out, parse out the required address space size and record it in pci dev->resource[]
    - pci dev->resource[].start = 0;
    - pci\_dev->resource[].end = size 1;
  - Write the original value to the BAR register
- According to the I and sz read in the previous step, calculate the base address and size of the resources required by the current BAR of the device, and configure it into the resource of the corresponding device BAR through pcibios\_bus\_to\_resource, and use it for resource allocation later

```
2
  3
         pci read base - Read a PCI BAR
  4
         @dev: the PCI device
         @type: type of the BAR
  5
         @res: resource buffer to be filled in
  6
         @pos: BAR position in the config space
  7
         Returns 1 if the BAR is 64-bit, or 0 if 32-bit.
  8
  9
      int pci read base(struct pci dev *dev, enum pci bar type type,
 10
                           struct resource *res, unsigned int pos)
 11
      {
 12
              u32 l = 0, sz = 0, mask;
 13
              u64 l64, sz64, mask64;
 14
              u16 orig_cmd;
              struct pci_bus_region region, inverted_region;pci_bus_type
 15
 16
 17
              mask = type ? PCI_ROM_ADDRESS_MASK : ~0;
 18
              /* No printks while decoding is disabled! */
 19
 20
              if (!dev->mmio_always_on) {
                      pci_read_config_word(dev, PCI_COMMAND, &orig_cmd);
twen
                      if (orig_cmd & PCI_COMMAND_DECODE_ENABLE) {
twen
                               pci_write_config_word(dev, PCI_COMMAND,
twen
                                       orig_cmd & ~PCI_COMMAND_DECODE_ENABLE);
twen
 25
                      }
 26
              }
 27
 28
              res->name = pci_name(dev);
 29
              /* 读取BAR寄存器的过程 */
 30
 31
              pci_read_config_dword(dev, pos, &l);
 32
              pci_write_config_dword(dev, pos, l | mask);
 33
              pci read config dword(dev, pos, &sz);
 34
              pci_write_config_dword(dev, pos, l);
```

```
35
              * All bits set in sz means the device isn't working properly.
36
               If the BAR isn't implemented, all bits must be 0. If it's a
37
              * memory BAR or a ROM, bit 0 must be clear; if it's an io BAR, bit
38
             * 1 must be clear.
39
            if (sz == 0xfffffff)
40
                    sz = 0;
41
42
43
              * I don't know how l can have all bits set. Copied from old code.
44
              * Maybe it fixes a bug on some ancient platform.
45
46
            if (l == 0xffffffff)
                    l = 0;
47
48
            /* 对于初始不知道是什么类型PCI/PCIe 设备的,采用的是pci bar unknown的配置 */
49
            if (type == pci bar unknown) {
50
                    res->flags = decode bar(dev, l);
51
                    res->flags |= IORESOURCE_SIZEALIGN;
52
                    /* 对于I0类型的设备的配置解析 */
53
                    if (res->flags & IORESOURCE_IO) {
54
                            /* 164表示数据原始配置信息,sz64表示的是IO设备需要的资源大小 */
55
                            164 = 1 & PCI BASE ADDRESS IO MASK;
56
                            sz64 = sz & PCI_BASE_ADDRESS_IO_MASK;
57
                            mask64 = PCI_BASE_ADDRESS_IO_MASK & (u32)IO_SPACE_LIMIT;
58
                    } else {
59
                            /* 对于MEM设备164表示数据原始配置信息,sz64表示的是MEM设备需要的资源大小 */
60
                            164 = 1 & PCI BASE ADDRESS MEM MASK;
61
                            sz64 = sz & PCI BASE ADDRESS MEM MASK;
62
                            mask64 = (u32)PCI_BASE_ADDRESS_MEM_MASK;
63
64
            } else {
65
                    /* 对于其他已知类型的设备则直接走该流程 */
66
                    if (l & PCI ROM ADDRESS ENABLE)
67
                            res->flags |= IORESOURCE ROM ENABLE;
68
                    164 = l & PCI_ROM_ADDRESS_MASK;
69
                    sz64 = sz & PCI_ROM_ADDRESS_MASK;
70
                    mask64 = PCI_ROM_ADDRESS_MASK;
71
            }
72
73
            /* 对于MEM64的设备,两个相邻的BAR组成一个对应的64位的有效地址,
74
                该处所读取出的配置作为对应的64位地址的高位,而MEM大小也作为高位 */
75
            if (res->flags & IORESOURCE MEM 64) {
76
                    pci read config dword(dev, pos + 4, &l);
77
                    pci_write_config_dword(dev, pos + 4, ~0);
78
                    pci_read_config_dword(dev, pos + 4, &sz);
79
                    pci write config dword(dev, pos + 4, l);
80
81
                    164 = ((u64)1 \ll 32);
82
                    sz64 = ((u64)sz << 32);
83
                    mask64 |= ((u64)\sim 0 << 32);
84
            }
85
86
            if (!dev->mmio_always_on && (orig_cmd & PCI_COMMAND_DECODE_ENABLE))
87
                    pci_write_config_word(dev, PCI_COMMAND, orig_cmd);
88
89
            if (!sz64)
90
                    goto fail;
91
92
            /* 按照对齐的要求去调整PCI/PCIe设备的大小 */
93
            sz64 = pci size(164, sz64, mask64);
94
            if (!sz64) {
95
                    pci_info(dev, FW_BUG "reg 0x%x: invalid BAR (can't size)\n",
96
                             pos);
97
                    goto fail;
98
```

```
99
              }
100
101
              if (res->flags & IORESOURCE_MEM_64) {
                      if ((sizeof(pci_bus_addr_t) < 8 || sizeof(resource_size_t) < 8)</pre>
102
103
                           && sz64 > 0x100000000ULL) {
104
                               res->flags |= IORESOURCE_UNSET | IORESOURCE_DISABLED;
105
                               res->start = 0:
106
                               res->end = 0;
107
                               pci err(dev, "reg 0x%x: can't handle BAR larger than 4GB (size %#010llx)\n",
108
                                       pos, (unsigned long long)sz64);
109
                               goto out;
110
                      }
111
112
                      if ((sizeof(pci bus addr t) < 8) && l) {
113
                               /* Above 32-bit boundary; try to reallocate */
114
                               res->flags |= IORESOURCE UNSET;
115
                               res->start = 0;
116
                               res->end = sz64 - 1:
117
                               pci_info(dev, "reg 0x%x: can't handle BAR above 4GB (bus address %#010llx)\n",
118
                                        pos, (unsigned long long)164);
119
                               goto out;
120
                      }
121
              }
122
123
              region.start = 164;
124
              region.end = 164 + sz64 - 1;
125
126
              pcibios_bus_to_resource(dev->bus, res, &region);
127
              pcibios_resource_to_bus(dev->bus, &inverted_region, res);
128
129
               * If "A" is a BAR value (a bus address), "bus_to_resource(A)" is
130
                * the corresponding resource address (the physical address used by
131
                * the CPU. Converting that resource address back to a bus address
132
                 should yield the original BAR value:
133
                      resource_to_bus(bus_to_resource(A)) == A
134
135
                * If it doesn't, CPU accesses to "bus_to_resource(A)" will not
                * be claimed by the device.
136
137
              if (inverted region.start != region.start) {
138
                      res->flags |= IORESOURCE UNSET;
139
                      res->start = 0;
140
                      res->end = region.end - region.start;
141
                      pci_info(dev, "reg 0x%x: initial BAR value %#010llx invalid\n",
142
                                pos, (unsigned long long)region.start);
143
              }
144
145
              goto out;
146
147
148
      fail:
149
              res->flags = 0;
150
      out:
151
              if (res->flags)
152
                      pci info(dev, "reg 0x%x: %pR\n", pos, res);
153
154
              return (res->flags & IORESOURCE_MEM_64) ? 1 : 0;
155
      }
156
```

### 1.4 pcibios\_bus\_to\_resource

• The resource data corresponding to the bridge->windows used in this function is parsed out during the initialization process of the pci\_parse\_request\_of\_pci\_ranges function. In the ARM architecture, the PCI domain address and the processor domain address are generally consistent. , so usually the value of window->offset is also 0

region->start = region->start + offset and res->end = region->end + offset need to be used later in resource allocation as the basis for resource allocation.

```
1
      void pcibios_bus_to_resource(struct pci_bus *bus, struct resource *res,
  2
                                    struct pci_bus_region *region)
  3
      {
  4
              struct pci_host_bridge *bridge = pci_find_host_bridge(bus);
  5
              struct resource_entry *window;
  6
              resource_size_t offset = 0;
  7
  8
              resource_list_for_each_entry(window, &bridge->windows) {
  9
                       struct pci_bus_region bus_region;
 10
 11
                       if (resource_type(res) != resource_type(window->res))
 12
                               continue;
 13
 14
                       bus_region.start = window->res->start - window->offset;
 15
                       bus_region.end = window->res->end - window->offset;
 16
 17
                       if (region_contains(&bus_region, region)) {
 18
                               offset = window->offset;
 19
                               break;
 20
                       }
twen
              }
twen
twen
              res->start = region->start + offset;
twen
              res->end = region->end + offset;
 25
      }
```

The knowledge points of the article are matched with the official knowledge files, and relevant knowledge can be further learned