rk3399 PCIe rc device enumeration device resource identification analysis



rk3399 PCIe rc device enumeration device resource identification analysis

- 1. Device configuration space
 - 1.1 Device information
 - 1.2 Base Address
- 2. The process of scanning the device
 - 2.1 Core: Construct pci_dev
 - 2.2 Code Analysis
 - 2.2.1 Allocating the pci dev structure
 - 2.2.2 Read device information
 - 2.2.3 Read BAR
 - 2.2.4 Allocating Address Space

Based on the learning summary of Mr. Wei Dongshan's PCIe learning topic

1. Device configuration space

Figure 4-2 in "PCI Express Technology 3.0.pdf" shows the configuration space diagram of PCIe devices and switch (or bridge);




Figure 4-2: BARs in Configuration Space

The purpose of using PCI/PCIe is to simply access it: read and write PCI/PCIe devices like reading and writing memory.

Ask:

• Which addresses are used to read and write to the device?

- · What is the range of these addresses?
- · Is it accessed like memory, or is it accessed like IO?

Each PCI/PCIe device has a configuration space, which is a series of registers. For ordinary devices, its configuration space includes:

- Device ID
- Vendor ID
- Class Code: What kind of equipment? Storage device? display screen? wait
- · 6 Base Address Registers:

1.1Device information

- Vendor ID: Vendor ID, the PCI SIG organization assigns a unique ID to each vendor
- Device ID: The manufacturer assigns a Device ID to a certain type of product
- Revision ID: The version number customized by the manufacturer, which can be considered as an extension of Device ID
- Header Type:
 - o bit[7]: 1 it is a multifunction device ("multi-function"), 0 it is a single function device ("single-function")
 - bit[6:0]: 00h-normal equipment, 01h-switch or bridge equipment, this value also determines the meaning of the beginning
 of the offset address 10h in the configuration space
- Class Code: This is a read-only register , it contains 3 bytes, used to indicate the function of the device, it is divided into 3 parts
 - · Highest byte: Indicates "base class", which is used to indicate that it belongs to the memory card, graphics card, etc.
 - o Middle byte: Indicates "sub-class", subdivide the category
 - Lowest byte: used to represent the programming interface "Interface" at the register level
 - The example is as follows: When the Base Class is 01h, it means that it is a storage device, but sub-class and Interface subdivisions can also be used

Base Class	Sub-Class	Interface	Meaning
01h	00h	00h	SCSI bus controller
	01h	xxh	IDE controller (see Note 1)
	02h	00h	Floppy disk controller
	03h	00h	IPI bus controller
	04h	00h	RAID controller
	05h	20h	ATA controller with ADMA interface-
			single stepping (see Note 2)
		30h	ATA controller with ADMA interface-
			continuous operation (see Note 2)
	06h	00h	Serial ATA controller-vendor specific
			interface
		01h	Serial ATA controller-AHCI 1.0
			interface
	07h	00h	Serial Attached SCSI (SAS) controller
	80h	00h	Other mass storage bon 如何可持人之园

1.2 Base Address

Ordinary PCI/PCIe devices have 6 base address registers, referred to as BAR:


BARs are used to:

- What type of space is required for the statement: memory (32-bit address or 64-bit address), IO
- How much space is required to declare
- · Save the PCI space base address assigned to it by the master

The address space can be divided into two categories: memory (Memory), IO:


- For memory, whatever value is written is what value is read out, which can be read in advance
- For IO, it reflects the current state of the hardware, and the value read at each moment is not necessarily the same

The format of BAR is as follows:



用于内存空间的BAR CSDN @田园诗人之园

· For IO space:



How does BAR indicate how much space it wants to apply for? Take a 32-bit address as an example:

- Software writes 0xFFFFFFF to BAR
- · Software to read BAR
- The value read is assumed to be 0xFFF0,000?, and the lowest 4 bits are ignored, and the result is: 0xFFF0,0000
 - This means that the "Base Address" that can be written in BAR is only the highest 12 bits
 - \circ It also means that the lowest 20 bits are a variable range, so the size of this space is 2^20=1M Byte The code example is as follows: pos indicates the bar register to be accessed

```
1
            u32 l = 0, sz = 0, mask;
2
3
```

If BAR indicates that it uses a 32-bit address, then BAR0~BAR5 can represent 6 address spaces respectively.

If BAR indicates that it uses a 64-bit address, then BAR0 and BAR1, BAR2 and BAR3, BAR4 and BAR5 represent three address spaces:

- The low-order BAR represents the lower 32 bits of the 64-bit address
- A high-order address represents the upper 32 bits of a 64-bit address.

2. The process of scanning the device

2.1 Core: Construct pci_dev

Scan the PCIe bus, and construct a corresponding pci_dev for each PCIe bridge and PCIe device:

- Fill in the members of pci_dev, such as VID, PID, Class, etc.
- · Allocate address space, write to PCIe device

The pci_dev structure is as follows:

```
* The pci dev structure is used to describe PCI devices.
256:
258: struct pci dev {
         struct list_head bus_list;
                                     /* node in per-bus list */
         struct pci_bus *bus;
                                     /* bus this device is on */
260:
                                         /* bus this device bridges to */
         struct pci_bus
                        *subordinate;
263:
                     *sysdata;
                                 /* hook for sys-specific extension */
         struct proc_dir_entry *procent; /* device entry in /proc/bus/pci */
264:
         struct pci slot *slot;
                                      /* Physical slot this device is in */
265:
                                      /* encoded device & function index */
         unsigned int
                         devfn;
         unsigned short
                         vendor;
         unsigned short
                         device;
                                               1.设备信息
         unsigned short
                         subsystem_vendor;
         unsigned short
                         subsystem_device;
                                      /* 3 bytes: (base, sub, prog-if) */
272:
                         class;
         unsigned int
273:
                             /* PCI revision, low byte of class word */
         u8
                 revision:
                             /* PCI header type (`multi' flag masked out) */
274:
         и8
                 hdr_type;
275:
276:
         /* 省略 */
277:
            Instead of touching interrupt line and base address registers
279:
           directly, use the values stored here. They might be different!
                         irq;
         unsigned int
         struct resource resource[DEVICE COUNT RESOURCE];
```

Corresponding to the device information in the pci_dev structure: it can be obtained by reading the configuration space of the PCI device.

Corresponding to the resources in the pci_dev structure, this course will not analyze irq first. For the resource structure, each member corresponds to a BAR.

The resource structure is as follows. It should be noted that the start, end, etc. recorded in it are viewed from the perspective of the CPU. That is to say, if the memory address and IO address are recorded, it is the CPU address, not the PCI address. And these addresses are physical addresses, and to use them in software, ioremap must be executed first.

```
18: struct resource {
19:    resource_size_t start;
20:    resource_size_t end;
21:    const char *name;
22:    unsigned long flags;
23:    struct resource *parent, *sibling, *child;
24: };
25:    CSDN @田园诗人之园
```

2.2 Code Analysis

We need to find these 4 core codes:

- · assign pci_dev
- Read the configuration space of the PCIe device and fill in the device information in pci_dev
- · According to the BAR of the PCIe device, know what type of address it wants to apply for and how big it is
- Assign address, write to BAR

The key code is divided into two parts:

• Read the information and know how much space the PCIe device wants to apply for

```
1
     rockchip pcie probe
 2
         bus = pci_scan_root_bus(&pdev->dev, 0, &rockchip_pcie_ops, rockchip, &res);
 3
                     pci_scan_root_bus_msi
 4
                 pci_scan_child_bus
 5
                     pci_scan_slot
 6
                             dev = pci_scan_single_device(bus, devfn);
 7
                                                      dev = pci_scan_device(bus, devfn);
 8
                                                              struct pci dev *dev;
 9
                                                               dev = pci alloc dev(bus);
10
                                                              pci_setup_device
11
                                      pci_read_bases(dev, 6, PCI_ROM_ADDRESS);
12
                                                      struct resource *res = &dev->resource[pos];
13
                                                      __pci_read_base
14
                                                                               pci_read_config_dword(dev
15
                                                                               pci_write_config_dword(de
16
                                                                               pci_read_config_dword(dev
17
                                                                               pci write config dword(de
18
                             pci device add(dev, bus);
```

· allocate space

```
1
    rockchip pcie probe
2
            pci_bus_size_bridges(bus);
3
            pci_bus_assign_resources(bus);
4
                   __pci_bus_assign_resources
5
                pbus assign resources sorted
6
                   /* pci dev->resource[]里记录有想申请的资源的大小,
7
                    * 把这些资源按对齐的要求排序
8
                    * 比如资源A要求1K地址对齐,资源B要求32地址对齐
9
                    * 那么资源A排在资源B前面,优先分配资源A
10
                   list_for_each_entry(dev, &bus->devices, bus_list)
11
                       __dev_sort_resources(dev, &head);
12
                                  // 分配资源
13
                                  assign resources sorted
14
                       assign_requested_resources_sorted(head, &local_fail_head);
15
```

2.2.1 Allocating the pci_dev structure

```
rockchip_pcie_probe

bus = pci_scan_root_bus(&pdev->dev, 0, &rockchip_pcie_ops, rockchip, &res);

pci_scan_root_bus_msi

pci_scan_child_bus

pci_scan_slot

dev = pci_scan_single_device(bus, devfn);

dev = pci_scan_device(bus, devfn);

struct pci_dev *dev;

dev = pci_alloc_dev(bus);

pci_setup_device

pci_read_bases(dev, 6, PCI_ROM_ADDRESS);

pci_device_add(dev, bus);

CSDN @田园诗人之园
```

2.2.2 Read device information

```
rockchip_pcie_probe

bus = pci_scan_root_bus(&pdev->dev, 0, &rockchip_pcie_ops, rockchip, &res);

pci_scan_root_bus_msi

pci_scan_child_bus

pci_scan_slot

dev = pci_scan_single_device(bus, devfn);

dev = pci_scan_device(bus, devfn);

struct pci_dev *dev;

dev = pci_alloc_dev(bus);

pci_setup_device

pci_read_bases(dev, 6, PCI_ROM_ADDRESS);

pci_device_add(dev, bus);

CSDN @田园诗人之园
```

In the pci_scan_device function, it will try to read the VID and PID first, and then continue to call if it succeeds pci_setup_device :

```
1632: static struct pci_dev *pci_scan_device(struct pci_bus *bus, int devfn)
1633: {
          struct pci dev *dev;
1634:
1635:
          u32 1;
1636:
          if (!pci_bus_read_dev_vendor_id(bus, devfn, &l, 60*1000))
1637:
1638:
              return NULL;
1639:
                                                    1.先读取VID、PID
          dev = pci_alloc_dev(bus);
1640:
1641:
          if (!dev)
1642:
              return NULL;
1643:
          dev->devfn = devfn;
1644:
          dev->vendor = 1 & 0xffff;
1645:
                                             2.成功的话,
          dev->device = (1 >> 16) & 0xffff;
1646:
                                              分配pci dev并记录VID、PID
1647:
          pci set of node(dev);
1648:
1649:
          if (pci_setup_device(dev)) {
                                        3.进一步设置pci_dev
1650:
              pci bus put(dev->bus);
              kfree(dev);
1653:
              return NULL;
1654:
1655:
1656:
          return dev;
CSDN @田园诗人之园
1658:
Internally pci setup device, other information continues to be read:
1180: int pci setup device(struct pci_dev *dev)
1181: {
1182:
          u32 class;
1183:
          u16 cmd;
1184:
          u8 hdr_type;
          int pos = 0;
1185:
          struct pci_bus_region region;
1186:
1187:
          struct resource *res;
                                         1.读取Head Type,分辨是桥还是普通设备
1188:
          if (pci_read_config_byte(dev, PCI_HEADER_TYPE, &hdr_type))
1189:
1190:
              return -EIO;
1191:
1192:
          dev->sysdata = dev->bus->sysdata;
1193:
          dev->dev.parent = dev->bus->bridge;
1194:
          dev->dev.bus = &pci_bus_type;
          dev->hdr_type = hdr_type & 0x7f;
1195:
1196:
          dev->multifunction = !!(hdr_type & 0x80);
1197:
          dev->error_state = pci_channel_io_normal;
1198:
          set_pcie_port_type(dev);
1199:
1200:
          pci_dev_assign_slot(dev);
1201:
          /* Assume 32-bit PCI; let 64-bit PCI cards (which are far rarer)
1202:
             set this higher, assuming the system even supports it. */
1203:
          dev->dma_mask = 0xffffffff;
1204:
          dev_set_name(&dev->dev, "%04x:%02x:%02x.%d", pci_domain_nr(dev->bus),
1205:
                   dev->bus->number, PCI_SLOT(dev->devfn),
1206:
                   PCI_FUNC(dev->devfn));
1207:
                                               2.读取Class Code
1208:
1209:
          pci_read_config_dword(dev, PCI_CLASS_REVISION, &class);
1210:
          dev->revision = class & 0xff;
1211:
          dev->class = class >> 8;
                                               /* upper 3 bytesc*如@田园诗人之园
```

2.2.3 Read BAR

```
pci_setup_dev
☑ pci_configure_mp
◆ pci_default_type0
                                1238:
                                              switch (dev->hdr_type) {
case PCI_HEADER_TYPE_NORMAL:
                                                                                                /* header type */
g program_hpp_type0
program_hpp_type1
                                                                                                      /* standard header */
                                                    if (class == PCI_CLASS_BRIDGE_PCI)
pcie root rcb set
                                                         goto ↓bad;
program_hpp_type2
pci_configure_device
                                                                               对于普通设备,读取BAR、分配地址
                                                    pci_read_irq(dev);
                                1243
                                                   pci_read_bases(dev,
pci release capabilities
                                                                                   PCI_ROM_ADDRESS);
ev, PCI_SUBSYSTEM_VENDOR_ID, &dev->subsystem_vendor);
                                1244:
■ pci_release_dev
                                                    pci_read_config_word(dev,
pci alloc dev
                                                    pci_read_config_word(dev, PCI_SUBSYSTEM_ID, &dev->subsystem_device);
                                1246:
EXPORT SYMBOL
g pci_bus_read_dev_vendor id
```

```
rockchip_pcie_probe

bus = pci_scan_root_bus(&pdev->dev, 0, &rockchip_pcie_ops, rockchip, &res);

pci_scan_root_bus_msi

pci_scan_child_bus

pci_scan_slot

dev = pci_scan_single_device(bus, devfn);

dev = pci_scan_device(bus, devfn);

struct pci_dev *dev;

dev = pci_alloc_dev(bus);

pci_setup_device

pci_read_bases(dev, 6, PCI_ROM_ADDRESS);

pci_device_add(dev, bus);

CSDN @田园诗人之园
```

pci read bases Function code analysis:

```
319: static void pci_read_bases(struct pci_dev *dev, unsigned int howmany, int rom)
320: {
321:
         unsigned int pos, reg;
323:
         if (dev->non_compliant_bars)
324:
             return;
                                                                根据BAR设置pci dev里的resource
325:
326:
         for (pos = 0; pos < howmany; pos++) {</pre>
             struct resource *res = &dev->resource[pos];
327:
328:
             reg = PCI_BASE_ADDRESS_0 + (pos << 2);</pre>
329:
             pos += __pci_read_base(dev, pci_bar_unknown, res, reg);
         }
330:
                                                                          CSDN @田园诗人之园
331:
```

pci_read_bases The function will be called again __pci_read_base , __pci_read_base just read the BAR and calculate the size of the space you want to apply for:

- · Read BAR, retain the original value
- Write 0xFFFFFFF to BAR
- After reading it out, parse out the required address space size and record it in pci dev->resource[]
 - o pci_dev->resource[].start = 0;
 - o pci_dev->resource[].end = size 1;

Posting what I said earlier will help you understand the code:

How does BAR indicate how much space it wants to apply for? Take a 32-bit address as an example:

- Software writes 0xFFFFFFF to BAR
- Software to read BAR
- The value read is assumed to be 0xFFF0,000?, and the lowest 4 bits are ignored, and the result is: 0xFFF0,0000
 - o This means that the "Base Address" that can be written in BAR is only the highest 12 bits
 - It also means that the lowest 20 bits can be changed, so the size of this space is 2^20=1M Byte

Below is __pci_read_bases the code analysis of the function.

 Get the size (original data, further analysis is required): For example, in the following code, sz is assigned a value of 0xFFF0,000?, which requires further analysis

```
174: int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
175:
                 struct resource *res, unsigned int pos)
176: {
         u32 1, sz, mask;
177:
178:
         u64 164, sz64, mask64;
179:
         u16 orig cmd;
         struct pci bus region region, inverted region;
180:
181:
         mask = type ? PCI ROM ADDRESS MASK : ~0; 1. mask = 0xFFFFFFFF
182:
183:
184:
         /* No printks while decoding is disabled! */
185:
         if (!dev->mmio_always_on) {
186:
             pci_read_config_word(dev, PCI_COMMAND, &orig_cmd);
187:
             if (orig_cmd & PCI_COMMAND_DECODE_ENABLE) {
188:
                 pci_write_config_word(dev, PCI_COMMAND,
189:
                     orig_cmd & ~PCI_COMMAND_DECODE_ENABLE);
190:
191:
         }
192:
193:
         res->name = pci name(dev);
194:
                                                       2. 读出原值, I=原值
195:
         pci_read_config_dword(dev, pos, &1);
196:
         pci_write_config_dword(dev, pos, 1 | mask);
                                                      3. 写入0xffffffff
197:
         pci_read_config_dword(dev, pos, &sz);
                                                      4. 再读出,表示大小(后面解析)
198:
         pci write config dword(dev, pos, 1);
                                                       5. 写入原值
199:
200:
            省略 */
                     6.解析出I64, sz64: I64=0, sz64为大小
201:
202:
         region.start = 164;
                                                            7.设置pci dev->resource[]
         region.end = 164 + sz64;
203:
                                                             .start = 0
204:
                                                             .size = 大小 - 1
205:
         pcibios bus to resource(dev->bus, res, &region);
         pcibios_resource_to_bus(dev->bus, &inverted_region, resp.) @出园诗人之园
206:
```

2.2.4 Allocating Address Space

The function call in this part of the code is very deep, we can grasp two problems:

- Where is the address space allocated from?
 - In the device tree, the corresponding relationship between CPU address and PCI address is specified, which are recorded in pci_bus as "resources"
 - When reading BAR, it records the size of the space it wants to apply for in pci dev->resource□
- The allocated base address, to be written into BAR

The code calling relationship is as follows:

• Sort the resources to be applied for according to the alignment requirements, and then call assign requested resources sorted, the code is as follows:

```
Ι
 2
    /* 把要申请的资源,按照对齐要求排序
 3
     * 然后调用assign_requested_resources_sorted
 4
 5
 6
    rockchip_pcie_probe
 7
           pci_bus_size_bridges(bus);
 8
           pci_bus_assign_resources(bus);
 9
                   __pci_bus_assign_resources
10
               pbus_assign_resources_sorted
11
                   /* pci_dev->resource[]里记录有想申请的资源的大小,
12
                    * 把这些资源按对齐的要求排序
13
                    * 比如资源A要求1K地址对齐,资源B要求32地址对齐
14
                    * 那么资源A排在资源B前面, 优先分配资源A
15
16
                   list_for_each_entry(dev, &bus->devices, bus_list)
17
                      __dev_sort_resources(dev, &head);
```

```
18
19
```

```
// 分配资源
            __assign_resources_sorted
assign_requested_resources_sorted(head, &local_fail_head);
```

- assign_requested_resources_sorted function does two things
 - o allocate address space
 - Write the PCI address corresponding to this space into the BAR of the PCIe device
 - code show as below:

```
1
       assign_requested_resources_sorted(head, &local_fail_head);
   2
          pci assign resource
   3
               ret = _pci_assign_resource(dev, resno, size, align);
   4
                      // 分配地址空间
   5
                  __pci_assign_resource
   6
                      pci_bus_alloc_resource
   7
                          pci_bus_alloc_from_region
   8
                              /* Ok, try it out.. */
   9
                              ret = allocate_resource(r, res, size, ...);
  10
                                  err = find_resource(root, new, size,...);
  11
                                       __find_resource
  12
  13
                                          // 从资源链表中分配地址空间
  14
                                          // 设置pci dev->resource[]
  15
                                          new->start = alloc.start;
  16
                                          new->end = alloc.end;
  17
                  // 把对应的PCI地址写入BAR
  18
                  pci_update_resource(dev, resno);
  19
                      pci_std_update_resource
  20
                          /* 把CPU地址转换为PCI地址: PCI地址 = CPU地址 - offset
twen
                           * 写入BAR
twen
twen
                          pcibios_resource_to_bus(dev->bus, &region, res);
twen
                          new = region.start;
  25
                          reg = PCI_BASE_ADDRESS_0 + 4 * resno;
  26
                          pci_write_config_dword(dev, reg, new);
4 |
```



garden of idyllic p... (focus on)

