


# Understanding of pci\_read\_bases of linux PCI/PCle driver

原创
 garden of idyllic poets
 Posted at 2022-05-16 23:43:31
 545
 Favorite
 2
 copyright

Category column:
 PCI/PCle topic
 Article tags:
 pci\_read\_bases
 linux PCI
 linux PCle
 linux driver


 PCI/PCle topic
 The column includes this content
 7 subscribe
 4 articles
 subscribe
 column

## Understanding of pci\_read\_bases of linux PCI/PCle driver

### 1 pci\_read\_bases

#### 1.1 The calling process of pci\_read\_bases

#### 1.2 pci\_read\_bases function definition

#### 1.3 \_\_pci\_read\_base

#### 1.4 pcibios\_bus\_to\_resource

## 1 pci\_read\_bases

The process of device enumeration is as follows. The pci\_read\_bases function will read the relevant information of the PCIe device, mainly related to the resource size information required by the PCI/PCle device.

### 1.1 The calling process of pci\_read\_bases

```

1      pci_scan_root_bus(&pdev->dev, 0, &rockchip_pcie_ops, rockchip, &res);
2          pci_scan_root_bus_msi
3          pci_scan_child_bus
4          pci_scan_slot
5              dev = pci_scan_single_device(bus, devfn);
6                  dev = pci_scan_device(bus, devfn);
7                      struct pci_dev *dev;
8                      dev = pci_alloc_dev(bus);
9                      pci_setup_device
10                      pci_read_bases(dev, 6, PCI_ROM_ADDRESS);
11                      pci_device_add(dev, bus);
  
```

### 1.2 pci\_read\_bases function definition

- pci\_read\_bases first traverses the BAR configuration of howmany PCI/PCle devices in turn
- struct resource \*res = &dev->resource[pos] Obtain the resource structure of the BAR corresponding to the corresponding PCI/PCle device, and fill in the resource information obtained later
- \_\_pci\_read\_base is used for specific PCI/PCle device resource acquisition and analysis, which will be further analyzed later
- If the rom is valid, it will further parse the resource information of the extended configuration space of PCI\_ROM\_RESOURCE ( #6: expansion ROM resource )

```

1
2      static void pci_read_bases(struct pci_dev *dev, unsigned int howmany, int rom)
3      {
4          unsigned int pos, reg;
5
6          if (dev->non_compliantBars)
7              return;
8
9          /* Per PCIe r4.0, sec 9.3.4.1.11, the VF BARs are all R0 Zero */
10         if (dev->is_virtfn)
11             return;
12
13         for (pos = 0; pos < howmany; pos++) {
14             struct resource *res = &dev->resource[pos];
  
```

```

14         reg = PCI_BASE_ADDRESS_0 + (pos << 2);
15         pos += __pci_read_base(dev, pci_bar_unknown, res, reg);
16     }
17
18     if (rom) {
19         struct resource *res = &dev->resource[PCI_ROM_RESOURCE];
20         dev->rom_base_reg = rom;
21         res->flags = IORESOURCE_MEM | IORESOURCE_PREFETCH |
22             IORESOURCE_READONLY | IORESOURCE_SIZEALIGN;
23         __pci_read_base(dev, pci_bar_mem32, res, rom);
24     }
25 }

```



### 1.3 \_\_pci\_read\_base

- Consistent with the meaning of the declaration of the function itself, read the BAR register of the PCI/PCIe device, parse the attributes of the PCI/PCIe device and resource requirement information
- The process of reading the BAR register
  - Read BAR, retain the original value
  - Write 0xFFFFFFFF to BAR
  - After reading it out, parse out the required address space size and record it in pci\_dev->resource[]
    - pci\_dev->resource[].start = 0;
    - pci\_dev->resource[].end = size - 1;
  - Write the original value to the BAR register
- According to the l and sz read in the previous step, calculate the base address and size of the resources required by the current BAR of the device, and configure it into the resource of the corresponding device BAR through pcibios\_bus\_to\_resource, and use it for resource allocation later

```

2
3 /**
4  * pci_read_base - Read a PCI BAR
5  * @dev: the PCI device
6  * @type: type of the BAR
7  * @res: resource buffer to be filled in
8  * @pos: BAR position in the config space
9  *
10 * Returns 1 if the BAR is 64-bit, or 0 if 32-bit.
11 */
12 int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
13                    struct resource *res, unsigned int pos)
14 {
15     u32 l = 0, sz = 0, mask;
16     u64 l64, sz64, mask64;
17     u16 orig_cmd;
18     struct pci_bus_region region, inverted_region; pci_bus_type
19
20     mask = type ? PCI_ROM_ADDRESS_MASK : ~0;
21
22     /* No printk while decoding is disabled! */
23     if (!dev->mmio_always_on) {
24         pci_read_config_word(dev, PCI_COMMAND, &orig_cmd);
25         if (orig_cmd & PCI_COMMAND_DECODE_ENABLE) {
26             pci_write_config_word(dev, PCI_COMMAND,
27                 orig_cmd & ~PCI_COMMAND_DECODE_ENABLE);
28         }
29     }
30
31     res->name = pci_name(dev);
32
33     /* 读取BAR寄存器的过程 */
34     pci_read_config_dword(dev, pos, &l);
35     pci_write_config_dword(dev, pos, l | mask);
36     pci_read_config_dword(dev, pos, &sz);
37     pci_write_config_dword(dev, pos, l);

```

```

35  /*
36  * All bits set in sz means the device isn't working properly.
37  * If the BAR isn't implemented, all bits must be 0. If it's a
38  * memory BAR or a ROM, bit 0 must be clear; if it's an io BAR, bit
39  * 1 must be clear.
40  */
41  if (sz == 0xffffffff)
42      sz = 0;
43
44  /*
45  * I don't know how l can have all bits set. Copied from old code.
46  * Maybe it fixes a bug on some ancient platform.
47  */
48  if (l == 0xffffffff)
49      l = 0;
50
51  /* 对于初始不知道是什么类型PCI/PCIe 设备的,采用的是pci_bar_unknown的配置 */
52  if (type == pci_bar_unknown) {
53      res->flags = decode_bar(dev, l);
54      res->flags |= IORESOURCE_SIZEALIGN;
55      /* 对于IO类型的设备的配置解析 */
56      if (res->flags & IORESOURCE_IO) {
57          /* l64表示数据原始配置信息, sz64表示的是IO设备需要的资源大小 */
58          l64 = l & PCI_BASE_ADDRESS_IO_MASK;
59          sz64 = sz & PCI_BASE_ADDRESS_IO_MASK;
60          mask64 = PCI_BASE_ADDRESS_IO_MASK & (u32)IO_SPACE_LIMIT;
61      } else {
62          /* 对于MEM设备l64表示数据原始配置信息, sz64表示的是MEM设备需要的资源大小 */
63          l64 = l & PCI_BASE_ADDRESS_MEM_MASK;
64          sz64 = sz & PCI_BASE_ADDRESS_MEM_MASK;
65          mask64 = (u32)PCI_BASE_ADDRESS_MEM_MASK;
66      }
67  } else {
68      /* 对于其他已知类型的设备则直接走该流程 */
69      if (l & PCI_ROM_ADDRESS_ENABLE)
70          res->flags |= IORESOURCE_ROM_ENABLE;
71      l64 = l & PCI_ROM_ADDRESS_MASK;
72      sz64 = sz & PCI_ROM_ADDRESS_MASK;
73      mask64 = PCI_ROM_ADDRESS_MASK;
74  }
75
76  /* 对于MEM64的设备, 两个相邻的BAR组成一个对应的64位的有效地址,
77  该处所读取出的配置作为对应的64位地址的高位, 而MEM大小也作为高位 */
78  if (res->flags & IORESOURCE_MEM_64) {
79      pci_read_config_dword(dev, pos + 4, &l);
80      pci_write_config_dword(dev, pos + 4, ~0);
81      pci_read_config_dword(dev, pos + 4, &sz);
82      pci_write_config_dword(dev, pos + 4, l);
83
84      l64 |= ((u64)l << 32);
85      sz64 |= ((u64)sz << 32);
86      mask64 |= ((u64)~0 << 32);
87  }
88
89  if (!dev->mmio_always_on && (orig_cmd & PCI_COMMAND_DECODE_ENABLE))
90      pci_write_config_word(dev, PCI_COMMAND, orig_cmd);
91
92  if (!sz64)
93      goto fail;
94
95  /* 按照对齐的要求去调整PCI/PCIe设备的大小 */
96  sz64 = pci_size(l64, sz64, mask64);
97  if (!sz64) {
98      pci_info(dev, FW_BUG "reg 0x%x: invalid BAR (can't size)\n",
99              pos);
100      goto fail;

```

```

99     }
100
101     if (res->flags & IORESOURCE_MEM_64) {
102         if ((sizeof(pci_bus_addr_t) < 8 || sizeof(resource_size_t) < 8)
103             && sz64 > 0x100000000ULL) {
104             res->flags |= IORESOURCE_UNSET | IORESOURCE_DISABLED;
105             res->start = 0;
106             res->end = 0;
107             pci_err(dev, "reg 0x%x: can't handle BAR larger than 4GB (size %#010llx)\n",
108                     pos, (unsigned long long)sz64);
109             goto out;
110         }
111
112         if ((sizeof(pci_bus_addr_t) < 8) && l) {
113             /* Above 32-bit boundary; try to reallocate */
114             res->flags |= IORESOURCE_UNSET;
115             res->start = 0;
116             res->end = sz64 - 1;
117             pci_info(dev, "reg 0x%x: can't handle BAR above 4GB (bus address %#010llx)\n",
118                     pos, (unsigned long long)l64);
119             goto out;
120         }
121     }
122
123     region.start = l64;
124     region.end = l64 + sz64 - 1;
125
126     pcibios_bus_to_resource(dev->bus, res, &region);
127     pcibios_resource_to_bus(dev->bus, &inverted_region, res);
128
129     /*
130     * If "A" is a BAR value (a bus address), "bus_to_resource(A)" is
131     * the corresponding resource address (the physical address used by
132     * the CPU. Converting that resource address back to a bus address
133     * should yield the original BAR value:
134     *
135     *     resource_to_bus(bus_to_resource(A)) == A
136     *
137     * If it doesn't, CPU accesses to "bus_to_resource(A)" will not
138     * be claimed by the device.
139     */
140     if (inverted_region.start != region.start) {
141         res->flags |= IORESOURCE_UNSET;
142         res->start = 0;
143         res->end = region.end - region.start;
144         pci_info(dev, "reg 0x%x: initial BAR value %#010llx invalid\n",
145                 pos, (unsigned long long)region.start);
146     }
147
148     goto out;
149
150 fail:
151     res->flags = 0;
152 out:
153     if (res->flags)
154         pci_info(dev, "reg 0x%x: %pR\n", pos, res);
155
156     return (res->flags & IORESOURCE_MEM_64) ? 1 : 0;
157 }
158 ---

```

## 1.4 pcibios\_bus\_to\_resource

- The resource data corresponding to the bridge->windows used in this function is parsed out during the initialization process of the pci\_parse\_request\_of\_pci\_ranges function. In the ARM architecture, the PCI domain address and the processor domain address are generally consistent, so usually the value of window->offset is also 0

res->start = region->start + offset and res->end = region->end + offset need to be used later in resource allocation as the basis for resource allocation.

```

1 void pcibios_bus_to_resource(struct pci_bus *bus, struct resource *res,
2                             struct pci_bus_region *region)
3 {
4     struct pci_host_bridge *bridge = pci_find_host_bridge(bus);
5     struct resource_entry *window;
6     resource_size_t offset = 0;
7
8     resource_list_for_each_entry(window, &bridge->windows) {
9         struct pci_bus_region bus_region;
10
11         if (resource_type(res) != resource_type(window->res))
12             continue;
13
14         bus_region.start = window->res->start - window->offset;
15         bus_region.end = window->res->end - window->offset;
16
17         if (region_contains(&bus_region, region)) {
18             offset = window->offset;
19             break;
20         }
21     }
22
23     res->start = region->start + offset;
24     res->end = region->end + offset;
25 }

```

The knowledge points of the article are matched with the official knowledge files, and relevant knowledge can be further learned