{"payload":{"header_redesign_enabled":false,"results":[{"id":"474316680","archived":false,"color":"#b2b7f8","followers":12,"has_funding_file":false,"hl_name":"SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer","hl_trunc_description":"This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":474316680,"name":"FPGA_Ultrasound_DAS_Beamformer","owner_id":54274466,"owner_login":"SAFEERHYDER","updated_at":"2022-04-04T07:16:43.967Z","has_issues":true}},"sponsorable":false,"topics":["fpga","rtl","beamformer","ultrasound-imaging"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASAFEERHYDER%252FFPGA_Ultrasound_DAS_Beamformer%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer/star":{"post":"bI0pxe9iPUtx-i57S0w3hqyww9DuO_X3RhP8ZX8Ju_KJQWjfmudxUxr-aJL7gbtJmcGwo3N2lrJTfcL_01yzQA"},"/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer/unstar":{"post":"XR8-gL3y-jn5rmpYncjts2FxX--Hv4Qe0US5mzPGgyIOBKDpW-0kaQ7xuStX6a6JdYWk4pi2GPnB6QIh9Y-iCg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ez0Grppv68dZewL5U_Rov6o42ldKLW3F8UWDrIUwXFRlT0l1XDrVdFuHRZn8J8DL9YauY2zKn3hv-x61p1aIlg"}}},"title":"Repository search results"}