Explain in detail the architecture of Intel 8085.

Salient features of 8085 microprocessor:

- 40 pin DIP (Dual In-line package)
- Address bus- 16 bits
- Data Bus- 8 bits
- Memory of 64 KB




Figure 5: architecture of intel 8085 microprocessor

As shown in figure, an arithmetic logic unit (ALU), and its associated blocks. The whole system is controlled by the timing and control unit which synchronizes the activities of the processor with a central clock. All arithmetic and logic computations take place in the ALU. Instructions from memory are brought to an instruction register and decoded by the instruction decoder. Accordingly, the specified operation takes place in the ALU. The accumulator is an 8-bit register, called A, and its importance in 8085 is that it serves to hold one of the operands in most two-operand arithmetic and logical operations. The 8085 is an 'accumulator' based machine, which means that for many operations (mostly arithmetic, logical and I/O), it is mandatory to have the operand/one of the operands in the accumulator. In such cases, this register is implied and its name is not written in the instruction. It is notated as 'A' when used in other instructions.

There is a flag register which gives information about the result of arithmetic and logical computations. In such cases, 'flag bits' get altered as part of instruction execution.

All processors have registers which are used as temporary storage for operands. 'General-purpose registers' are used for data and they are 8-bit registers. The address registers are used for holding memory addresses and since addresses are 16-bit long, the address registers are 16 bits in size. The other 8-bit registers are B, C, D, E, H and L. There is the provision to combine them in pairs to make them 16-bit registers. The allowed combinations are BC, DE and HL where, in the 16-bit form, the first register holds the upper byte of the 16-bit number.

Program Counter (PC) This is a 16-bit register and it is used to 'sequence' the instructions being executed. The PC always points to the 'next instruction' to be executed.

Stack Pointer (SP) The stack pointer (SP) is a 16-bit register which points to a memory location in RAM which will hold temporary values in an area of RAM called the stack.

Arithmetic and Logical unit performs the arithmetic calculations and logical manipulations. It takes two operands, one from accumulator and the other from the temporary register that has value from any of the general purpose registers.


Interrupt control section is used to convey and manage interrupts to and from 8085 processor.


Serial communication section is used to manage serial communication from 8085 to other devices connected to it.

Timing and control unit is used to release control signals throughout the system to make operations run effectively.

Incrementor and Decrementor registers are used to keep track of increment and decrement operations.

SARCHITECTURE IN INTEL 8085





8085 PIN CONFIG.

J Total pins - 40. some pins are repetative.

& maintains furgreency of 8085% -> generates clockwise frequency of 8085 + set of 2 mits.

-> A. to A15 (16 bus)

· Ag - A 15 -> Addness bus -> carries addness

ALE (Address Enable Latch) is the control signal which is nothing but a positive going pulse generated when a new operation is started by microprocessor

- · AD7-AD.

 → can carry address on data

 → depends on ADD ALE.

 - If ALE is high counies orddress

 If ALE is low-carries sorta

- 3 RESET IN · nexts as the microprocessor
- 4. RESET OUT fresh Ar · if microprocesson is neset, it will want athen components to nesent.


 Reset out is word to neset other components.
- 5. 8 SOD (Servial output Data) | SID (servial Import Data) · Data sent injust of the microprocessor is sent serially bit by bit.
- TRAP
- INTERUPT PINS -TRAP, RST 7.5, RST 6.5, RST 5.5, INTR
 - TRAP highest puriousity interrupt
 - every pina have diff periority


TRAP > RST 7.5 > RST 6.5 > RST 5.5

- -> INTR-sends intempt negnest
- (Interrupt Acknowledge) interrupt request
- Vss Ground.
- 9. Vcc - Power supply
- 10. HOLD - hold regnest
- 11. HLDA - tells us about the request at hold (acknowledges HOLD).
- CLK (out) exceente time out a function as a synchronously 12. 13.
- READY shows that up is neady to RD Read (program is been ready) WR weith (program is writing)
- 12.
- 16. ALE-Address Latch Enable.

17. SO So, S, and IO/M S,-Status 1 So-Status 0 -> shows status of signed 8085. STATUS IOIM HALT M-waite M- wad 1/0 wend 1/0 mend opcode fetch INT-Ack (INTA) INTERPRT PING-TEAP, EST 7.5, RST 'EST SS, MAR 10/M 18. - indicates 1/0 and memory apre. - high signal indicates i/o operation. -) low signed indicate memory aperetion.


TIMING DIAGRAM [1]





MACHINE CYCLE OF 8085

- -> One data transfer that takes place in the system is corlled as one machine eyell
- -) one machine cycle teransfers 1 byte (8 bits) of data.
- - 1. Memory mad-cycle- (hT) transferring data from memory to up
 - 2. Memory write cycle (3T) teromsferming data from up to memory
 - 3. apcode fetch cycle (3T) 4. 1/0 Read cycle (3T)
 - 5. 110 write yell . (27)




TIMING DIAGEAM

- A partion of an aperation carried out in > one system clock period is called T-state. (Transition stars) one T-state is equal to the time period of internal clock signal of process T-states are a point of machine cycle and
- machine cycle one a part of instanction eyele.

Machine cycle.


	Status		control signals		
Machine cycle Star	51	St	RO	WR	
0	L. W	tel the	0	in the same	
0	ı	0	b	81	
0	0	1 10	1	0	
1	1	0	0	(1 leads	
1	0	1	1	0	
	10/m 0 0	0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 1 0 0 1 0	0 1 1 0 0 1 0 D	

OPCODE FETCH CYCLE:




PRIYA A VADGAMA SET NUV 11/27/2022 20

MEMORY READ MACHINE CYCLE



PRIYA A VADGAMA SET NUV 11/27/2022 21

MEMORY WRITE MACHINE CYCLE



PRIYA A VADGAMA SET NUV 11/27/2022 22

I/O READ

