


	Memory management un's	It (MMU) / Paged memory	management unit (PMMU)				
	is a hardware amongo	it liable in handling diffe	rent acresses to				
	Memory management unit (MMU) / Paged memory management unit (PMMU) is a hardware component liable in handling different accesses to memory requested by CPU						
	Functions: Virtual me	more management					
	Functions: Virtual memory management  Memory protection						
	Cache contr						
	Bus arbitro		ALCOHOL SALES				
	Bank switch						
	logical, Address						
		The second second					
	Sagment Offset						
-	Selector Li	near	Physical				
-	Ad Sp	dress	Address				
-	Global	Dir Toble Offgot	Space				
-   -		egment ,					
	(GDT)	Page Page Directory Table	Page				
	Lin	near					
	Segment Ad	dress Entry > Entry	> Physical Address				
	Descriptor	£ 4 7 6 6 6 7 6 7 6 7 6 7 6 7 6 7 6 7 6 7					
		3.8 4	7				
	Segmentation	Paging					
2000	and the second		ALMANDER DE LA CONTRACTION DEL CONTRACTION DE LA CONTRACTION DE LA CONTRACTION DE LA CONTRACTION DE LA CONTRACTION DEL CONTRACTION DE LA C				


	and the same			
	Architecture:	a the armana inc	Harrison Carpana	
	THE PARTY AND	Man I have been	Was John Maria Land	
	32 bit Address Bus 64 bit Data Bus			
	1	All I State	The state of the s	
- 8	A	Bus Interface unit	4 1/25 15 4 1 2 1 1 1 2 1	
	TLB Data Gote 8 KB	Gode Giche TLB	0.00	
	ILB 8KB	8 KB 11B	ВТВ	
	A CONTRACTOR	0.011.000	Microade ROM	
		Profetch Buffer	THE VOLUME THE T	
	Gntrol	Instruction decode	Hooting Point	
	Unit	pipeline pipeline	Add	
		The state of the s	Divide	-
N. Carlotte		Register Set	Multiply	
			eso O	
	Various Fonctional L	onits: Bus unit		
		Paging unit		
	As HESSIAN A	Gntrol ROM	along the calculate of the	
Anil	Address to the second	Prefetch buffer		1
	the same distriction		ith 2 pipeline (u and v	)
	95.	Code ache	Committee Consistence of	
		Data carke Instruction doco		
	30 White		buffer	
		Dual processing		
(1)	im had tall 1905	Internent control	ller	
		Chapter a stanta		
			code and data from exter	001
the d	memory and IO	devices la America	that the hear that	
			which read and write ,	sucles
120		we dildow this not		J -

Paging unit provides optional extensions of 2-4 Mb page size Execution unit, Code arte, Branch target buffer and Prefetch buffers operate together to load intructions Code arke / External memory holds the instruction lanslational bokaside buffer (TIB) within the code cache converts linear address into physical address Presetch buffer is of 32 byte and operates with branch target buffer As soon as branch instruction is fetched by Profetch buffer, BTB will check for branch Instructions are fetched and are ready for decoding and execution Execution unit contains 2 integer pipeline - u pipe and v pipe and each one has separate ALU 5 stage pipeline Prefetch Derode 1 Decode 2 Execute u pipe executes all integer and floating point instruction v pipe executes simple integer and some fleating point instruction Instruction fetch reads the instruction one at a time and stores them in the instruction queue It I instructions are independent of each other then upipe and v pipe are assigned instructions individually so that execution can occur simultaneously It instructions are dependent then both are assigned to upipe for execution Controlling of operations is provided by control ROM that has microcode within it and directly controls u pipe and v pipe Both data and code cache is organized in 2 way set cache Each cache has 128 sets and each set has 2 lines which are 32 bytes LRU mechanism handles rache replacement Gde ache forms connection with prefetch buffer by a bus of 256 bit




- On-this Advanced programmable interrupt controller manages interrupt and offers 8259A compatibility

•	Assembler
	Source Gode -> Assembler -> Object Gode
	(Assembly language) (Machine language)
	CARRIED CONTROL OF CON
	Assembler is a program for converting instructions written in low- level assembly code into relocate machine code and generating along
	level assembly code into relocate machine code and generation along
	information for the loader
	It generates instructions by evaluating mnemonics (symbols) in
	operation field and find the value of symbol and literals to
	produce matine code
	2 types:
<u>i)</u>	Single pass assembler: It assembler do all this work in one scan
11 )	Multiple pass assembler: It assembler do all this work in multiple so
	and a strength of the state of the strength of
	Assembler divide tosks in 2 pagses: Pags 1
	Define symbols and literals  Keep track of location counter
	Process pseudo operation
	pera (or)
-	Pass 2
	Generate object code
	Generate data for literals
	of alma and a solution of the



	Debugger or Debugging Tool
	33 3 3
	Software used to test and find bugs (errors) in other software
	Debuggers may use instruction set simulators rather than avoiss
	Debuggers may use instruction set simulators, rather than running a program directly on the processor to achieve a higher level of
	control over its execution
-	When a program crashes, debuggers show the position of errors in
	taget program
-	Most debuggers runs program in a step by step made
	They can modify state of programs while they are running
-	They can be CLI bogged and GUI based
-	Features:
	Single stepping
	Break
	Tracking value of variables
*	Bit slice processor
	A bit slice processor in computer architecture is constructed from
	processor modules of smaller bit width
	Each of these processes one bit field of an operand
	Each processor module thip typically includes ALU and Few registers
٧/	
*	Signal processing Processors
	DCSLAS AG
	Digital signal in -> Digital Processing -> Digital signal out
	10.1 C 1 2'000 in 1000
	Analog signal -> ADC -> Digital Signal -> DAC -> Analog signal in Processing out
	In Processing out



	Digital Signal Processor (DSP)			
	special type of microprocessor which is Fabricated on metal ox			
	integrated cirruit			
	in Digital image processing, Telecommunication Audio			
	Speech, Sonar, Radar	1		
*	the property of the second was as the second to the second			
	Introduction to Development tools: Microprocessor Development			
	System (MDS)			
	Gmputer > UART			
	(Gerial Point)			
	101111			
	Debug monitor Debug monitor			
	and utility program >> scratchpad			
	in ROM RAM			
	User programs in Ser programs			
	ROM and RAM RAM			
	Mc Mc			
	Microprocessor			
*	Introduction to Development tools: Logic Analyzer			
	a supple to the thanger			
-	Used For .			
190F	Debug and venify digital system operation			
	Trace and corelate many digital signals			
	Detect and analyse timing violations and transient on buses			
	Trace embedded software execution			
-	3 types: Portable.			
	PC based			
	Modular			



## Introduction to Development tools: In-circuit emulator

ICF (In circuit emulator) provides a window into the embedded system

Programmer uses emulator to load programs into embedded

System, run them, view and change data used by system's