

#	8087
_	8087 numeric data processor is also known as Moth co-processor,
	Numeric processor extension and Floating point unit
-	Numeric processor extension and Floating point unit  1st math approcessor designed by Intel to pair with 80% /8088
-	Features:
	Data types supported by 8087 - Binary integer
	Real Numbers
	· Packed decimal number
	Temporary real format
	Follows IFFE Floating point standards
	Very high processing speed
	and the second s
*	Architecture
	8087 Architecture is divided into 2 groups
i)	Control Unit - handles all communication between the processor and
	memory (recieves and decodes instruction, reads and writes memory
	operand 5 etc)
	1. C = 1 C   C   1   1   1   1   1   1   1   1
<u>;;)</u>	
	(arithmetic, logical, transcendental etc)
+	8086-8087 Interfacing
	5006 - 8087 AMERICAN
	There are mainly 7 chips in total
->	8282 is for address
	8 hit = 1202
	Ao-Aig -> Address Bus
Ala I	Then seek wants to give wan took to seek it will alook too



G S	
(000)	1/

It tasks are continuously given, 8087 will step the current task to do
the recent task given by 8086 thereby creating garbage
But everytime test pin is not decked, only when instruction for
8087 is acknowledged
Escape bits = 10 11
When escape bit is encountered, 8086 will derk for test pin
RQ/GT = Request and Grant
When 8087 wants to access the system bis, it will send request to
5086. 8086 will send grant signal
Status Signal
50 51 So Overe Status
x x 0 Unused
0 0 1 Unused
1 0 1 Memory Read.
0 1 Memory Write
1 1 Passive
Overe Status Signal
050 051 Status
O O No operation
O 1 First byte of opcode from queve
1 0 Empty the queve
1 Subsequent byte from queue
9BH is the opcode for 8088/86 FSCAPE instruction



-	
*	Multiprocessor System
	Multiple Colle 10 ments of the same time out they don't
	have their own memory element. They share a common memory
	Peripheral and I/O devices are also shared
	2 types:
	ights.
1)	Summation Proces (Para la Para)
	Symmetric Processing (Peer to Peer)
	All processors have some amount of priviledge
	Same amount of arress on system busses
	No one is dependent on other
	nedous di
2.)	Asymmetric Processing (Master-Slave)
	Slave is dependent on master
	Works on SIMD - single instruction
	Multiple dataset
	THE SALE COUNTY OF THE FRIADE SACRETION - SHE
	How is Multiprocessing CPU 1
	accomplished? Memory - CPU 2
	CPU n

*	MMX Technology: MultiMedia extension
	Multiple Math extension
	Matrix Math extension
	TIATY (X TIATA EXPENSION)
	Show we assure and a manage to the second
	Step up multimedia and communications
	Uses Parallelism and is compatible with existing intel system
	Features:
	Single Instruction Multiple Data (SIMD) Technique
<del>-</del>	57 rea instructions
	Eight 64 bit wide MMX registers
<u> </u>	4 new data types: Parked byte (8 8-bit element)
	Packed word (4 16-bit element)
	Parked doubleword (2 32-bit element)
	Ovadword (164-bit element)
	Detection:
	Detection of MMX Technology on an Intel microprocessor is done by
	executing CPUID instruction and checking a set bit
	Application:
	Goditional select What is SIMD?
	Chroma keying Single Instruction, Multiple Data
	Vector dot product (SIMD) units refer to hardware
	Make's multiple components that perform the
· ·	24 bit aby same operation on multiple data operands concurrently.
	Image dissolve
	Jane 1 de la companya del companya de la companya del companya de la companya del companya de la companya de la companya de la companya del companya de la companya dela companya de la companya dela companya dela companya de la companya dela companya de la companya dela companya dela company