
Digital Short Notes

Follow me @uncademy/bvreddy
for the full length course
93980 21419

Use the Code: BVREDDY, to get maximum discount, complete notes, DDPs and Short Notes


Positive logic system

High voltage corresponds to logic "1" Maximum positive value is taken as logic '1



Negative logic system

High voltage corresponds to logic "0" Maximum positive value is taken as logic '0



A positive logic system is converted into negative logic system by using the concept of duality

Finding the dual of a given Boolean expression

$$1. \quad * \leftrightarrow +$$

 $0 \leftrightarrow 1$

BVREDDY

Keep the variables as it is

OR -Operation

 $A+\overline{A}=1$

$$A + 0 = A$$
 $A + 1 = A$
 $A + 0 = 0$
 $A + A = A$

$$A+B=B+A$$

$$A*B=B*A$$

Associative Law
$$A+B+C=(A+B)+C=(B+C)+A=(C+A)+B$$

$$A*B*C = (A*B)*C = (B*C)*A = (C*A)*B$$

Trick to find Complement

- Find the dual
- Complement the each literals

Distribution Law (Mingle wala)

$$A(B+C) \equiv AB+AC$$

$$A+BC \equiv (A+B)(A+C)$$

D- Morgan's Law
$$\overline{AB} = \overline{A} + \overline{B}$$

$$\overline{A+B} = \overline{AB}$$

Transposition theorem (T-1) (A+B)(A+C)=A+BC $\overline{A} + \overline{B} = \overline{A}\overline{B}$

BVREDDY

Transposition theorem (T-2) $(A+B)(\bar{A}+C) = AC+\bar{A}B$

Consensus theorem (Rajinikanth wala)

 $A*\overline{A}=0$

$$AB + \overline{A}C + BC = AB + \overline{A}C$$

$$(\mathbf{A}+\mathbf{B})(\overline{\mathbf{A}}+\mathbf{C})(\mathbf{B}+\mathbf{C})=(\mathbf{A}+\mathbf{B})(\overline{\mathbf{A}}+\mathbf{C})$$

Canonical form: Each minterm (maxterms) contains all the Boolean variables

$$F(A, B,C) = ABC + \overline{A}BC + AB\overline{C}$$
 ---->SOP

 $F(A, B, C) = (A+B+C)(A+\overline{B}+C)(\overline{A}+B+\overline{C}) \longrightarrow POS$ **Minimal Form**: The minimized form of Boolean expression

$$F(A, B, C) = BC + AB$$

$$F(A, B, C) = (A+B) (A+\overline{B})(\overline{A} + \overline{C})$$

Literal: A Boolean variable either in normal form (or) complimented form is known as literal

Minterm: Each term in canonical SOP representation is known as minterm Maxterm: Each term in canonical POS

representation is known as maxterm

- 1. Maximum possible minterms = 2^n
- 2. Maximum possible maxterms $=2^n$

BVREDDY

- 3. Number of minterm's + number of maxterm's = 2^n
- 4. The sum of all the minterms = **ONE**
- 5. The product of all maxterms = \mathbf{ZERO}
- 6. Minterm's and maxterm's of same index are **compliment** to each other
- 7. By using 2- Boolean variables total number of possible Boolean functions = 16
- 8. By using n- Boolean variables total number of possible Boolean functions $=2^{2^n}$
- 9. By using 2- Boolean variables total number of possible Boolean functions having at most 3- minterms $= 4_{C_0} + 4_{C_1} + 4_{C_2} + 4_{C_3} = 15$
- 10. By using 2- Boolean variables total number of possible Boolean functions having at most 3- maxterms = 15
- 11. By using 2- Boolean variables total number of possible Boolean functions having 3- minterms $= 4_{C_3} = 4$
- 12. By using n- Boolean variables total number of possible Boolean functions having 2- minterms = $2^n_{C_2}$
- 13. By using 5- Boolean variables total number of possible Boolean functions having at most 3- minterms = $32_{C_0} + 32_{C_1} + 32_{C_2} + 32_{C_3}$

Neutral Function:

The number of minterms = number of maxterms

Mutually exclusive terms

BVREDDY

The mutually exclusive term of m_i is $m_2 n_{-i-1}$

Self Dual Expression

If one time dual of the Boolean expression result the same expression , then it is called as self dual expression

Eg: f = AB + BC + AC

Conditions for the given expression is self dual


- 1. The number of minterms = number of maxterms (Neutral Function) number of minterms+ number of maxterms = 2^n number of minterms = number of maxterms = 2^{n-1}
- 2. If m_i belongs to f, then m_{2^n-i-1} should belongs to \bar{f}
- 3. The number of self dual functions $=2^{2^{n-1}}$

Use the Code: BVREDDY, to get maximum discount, complete notes, DDPs and Short Notes

NOT GATE

 $Y = \overline{A}$

The output is the complement of the input



Use the Code:
BVREDDY, to get
maximum discount,
complete notes,DDPs
and Short Notes




Y = AB


BVREDDY


- Output is '0' if any one input '0'
- $Y = AB = \Sigma(3) = \Pi(0, 1, 2)$
- Enable input $\Rightarrow 1$
- Disable input \Rightarrow 0
- Commutative law \Rightarrow Obeys
- Associative law \Rightarrow Obeys












- Output is '1' if anyone of the inputs are '1'
- $Y = A+B = \Sigma(1,2,3) = \Pi(0)$
- Enable input $\Rightarrow 0$
- Disable input \Rightarrow 1

- Commutative law \Rightarrow Obeys
- Associative law \Rightarrow Obeys



NAND GATE


$$Y = \overline{AB}$$


- Output is '1' if any one input is '0'
- $Y = \overline{AB} = \sum (0, 1, 2) = \prod (3)$
- Enable input --1
- Disable input-0

BVREDDY

- Commutative law ---> Obeys
- Associative law ----> not Obeys








NOR- GATE
$$Y = \overline{A + B}$$

- Output is '0' if any one of the input is '1'
- $Y = \overline{A + B} = \sum (0) = \prod (1, 2, 3)$
- Enable input --0
- Disable input– 1
- Commutative law ---> Obeys
- Associative law ----> not Obeys





EX-OR GATE

BVREDDY

- > Output is '1' for odd number of '1's in the input
- \triangleright Y = A \oplus B = \sum (1, 2) = Π (0, 3)
- $ightharpoonup Y = A \oplus B \oplus C = \sum (1, 2, 4, 7)$
- $ightharpoonup Y = A \oplus B \oplus C \oplus D = \sum (1, 2, 4, 7, 8, 11, 13, 14)$
- \triangleright Commutative law \Longrightarrow Obeys
- \triangleright Associative law \Longrightarrow Obeys
- \rightarrow A \oplus 0 = A
- \rightarrow A \bigoplus 1 = \overline{A}
- \rightarrow A \bigoplus A = 0
- \rightarrow A \oplus $\overline{A} = 1$
- $A \oplus A \oplus A \oplus \dots \dots n \text{ times} = \begin{cases} A, & \text{n is odd} \\ 0, & \text{n is even} \end{cases}$
- \rightarrow A $\bigoplus \bar{A}B = A + B$
- \triangleright AB \bigoplus BC = B(A \bigoplus C)

Use the Code: BVREDDY, to get maximum discount, complete notes, DDPs and Short Notes






EX-NOR GATE

BVREDDY

B

- > Output is '1' for even number of '1's in the input
- $Y = A \odot B = \sum (0,3) = \Pi(1,2)$
- \triangleright Commutative law \Longrightarrow Obeys
- \triangleright Associative law \Rightarrow not Obeys
- \rightarrow A \odot 0 = \overline{A}
- \rightarrow A \odot 1 = A
- \rightarrow A \odot A = 1
- \rightarrow A $\odot \overline{A} = 0$
- $A \odot A \odot A \odot A \odot \dots$ n times = $\begin{cases} \overline{A}, & \text{n is odd} \\ 1, & \text{n is even} \end{cases}$
- \rightarrow $A \odot B = A \oplus B$
- $ightharpoonup A \bigoplus \overline{B} = A \odot B$ byreddy
- $ightharpoonup \overline{A} \oplus B = A \odot B$
- $ightharpoonup \overline{A} \oplus \overline{B} = A \oplus B$
- \triangleright A \bigcirc B \bigcirc C= $\sum (0,3,5,6)$
- \triangleright A \bigoplus B \bigoplus C = \sum (1,2,4,7)
- \triangleright (A \bigcirc B) \bigcirc C= \sum (1,2,4,7)
- \triangleright (A \bigcirc C) \bigcirc B= $\sum (1,2,4,7)$
- \triangleright A \bigoplus B \bigoplus C = (A \bigcirc B) \bigcirc C = (A \bigcirc C) \bigcirc B
- \triangleright A \bigcirc B = $\overline{A} \oplus B = A \oplus \overline{B} = \overline{A} \bigcirc \overline{B}$
- $ightharpoonup A \oplus B = A \odot \overline{B} = \overline{A} \odot B = \overline{A} \oplus \overline{B}$





EX-OR GATE	EX-NOR GATE
Output is '1' for odd number of '1's in the input	Output is '1' for even number of '1's in the input
Odd number of 1's detector	Even number of 1's detector
Inequality detector	Equality detector
Anti-coincident gate	Coincident gate

	No. of NAND GATES	No . of NOR GATES
NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4
NAND	1	4
NOR	4	1

- For a n- variable Boolean expression, the maximum number of literals = n
- For a n- variable K- Map if group is done by considering 2^m number of cells, then the resulting term from that group contains (n-m) number of literals.
- $8 \text{ cells } -2^3 \text{ cells } \rightarrow \text{Octet } --> 3 \text{ variables eliminated}$
- $4 \text{ cells } -2^2 \text{ cells } \rightarrow \text{Quad } ---> 2 \text{ variables eliminated}$
- 2 cells -2^1 cells \rightarrow Pair ---> 1 variables eliminated
- Minimal expression may not be unique.
- ➤ The minimal expression = (All EPI's) + (Optional PI's)
- ➤ If all PI's are EPI's , then the minimal expression is unique
- The sufficient condition for a K-map to have unique solution is number of PI's = number of EPI's

Use the Code: **BVREDDY**

 $\overline{\mathbf{C}} + \mathbf{D}$


K- Map

Implicant: Each minterm in canonical SOP expression is known as Implicant.

Prime Implicant is a product term, obtained by combining maximum possible cells in the K- Map. While doing so make sure that a smaller group is not completely inside a bigger group.

Essential Prime Implicant : A prime Implicant is an EPI, if and only if it contains at least one minterm which is not covered by multiple groups

> All EPI's are PI's, but vice versa not true **EPI ≤ PI**



Use the Code: BVREDDY, to get the maximum discount

Number systems

- Base (b) is always a positive integer.
- \triangleright In general $b \ge 0$

Base	Different digits
2 (Binary)	0,1
8(Octal)	0,1,2,3,4,5,6,7
10 (Decimal)	0,1,2,3,4,5,6,7 ,8,9
16 (Hexadecimal)	0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F

r's Complement

BVREDDY

r's Complement of the number $(N) = r^n - N$

r ----> Radix

n ----> number of integer digits

N ----> given number

(r-1) 's Complement

(r-1) 's Complement of the

number (N) = $r^n - r^{-m} - N$

r -----> Radix

n ----> number of integer digits

m ----> number of decimal digits

N ----> given number

Use the Code:
BVREDDY

(r-1) 's Complement of the number (N) = $r^n - r^{-m} - N$ r's Complement of the number (N) = (r-1)'s complement + r^{-m} if m= 0

r's Complement of the number (N) = (r-1)'s complement + 1

Unsigned Number Representation

- > Strictly applicable for positive numbers
- ➤ There is no sign bit concept
- +5---->101
- 5 ----> not allowed
- ightharpoonup Range = 0 to $2^n 1$

Signed Magnitude representation


- ➤ Valid for both positive and negative numbers .
- > Sign bit concept is used.



Sign bit = 0, for \bigoplus Ve number = 1, for \bigoplus ve number Range = $-(2^{n-1} - 1)$ to $+(2^{n-1} - 1)$

BVREDDY

Use the Code:
BVREDDY



Arr Range = - (2^{n-1}) to + $(2^{n-1} - 1)$

requires more number of bits. EX-3 Code The EX-3 code can be derived from the natural BCD code by adding 3 to each coded number Valid EX -3: 3,4,5,6,7,8,9,10,11,12 $\mathbf{B}_{\mathbf{0}}$ Invalid EX-3: 0,1,2,13,14,15 **Gray Code** ➤ Non weighted code **BVREDDY** ➤ Unit distance code Binary $\rightarrow B_3$ Cyclic code Reflective code G_3 > Minimum error code

For a code to be self complementing, the

sum of all its weights must be 9.

2421 | 5211 | 4311 | 3321 | EX-3

Code

Binary \rightarrow B


 $Grav \rightarrow G$

 \mathbf{B}_3

 \mathbf{B}_2

 G_1

 $\mathbf{G_0}$



HA

BVREDDY

- 1. Logical expression for Sum = $\mathbf{A} \oplus \mathbf{B}$
- 2. Logical expression for Carry = \mathbf{AB}
- 3. Minimum number of NAND Gates = **5**
- 4. Minimum number of NOR Gates = 5

FA

- 1. Logical expression for Sum = $A \oplus B \oplus C$
- 2. Logical expression for Carry =AB+(A \bigoplus B)C
- 3. Minimum number of NAND Gates = 9
- 4. Minimum number of NOR Gates = 9

HS

- 1. Logical expression for Difference = $A \oplus B$
- 2. Logical expression for Barrow= $\overline{A}B$
- 3. Minimum number of NAND Gates = 5
- 4. Minimum number of NOR Gates =5

FS

- 1. Logical expression for Difference= $\mathbf{A} \oplus \mathbf{\textit{B}} \oplus \mathbf{\textit{C}}$
- 2. Logical expression for Barrow = $\overline{AB} + (\overline{A \oplus B})C$
- 3. Minimum number of NAND Gates = 9
- 4. Minimum number of NOR Gates = 9

Ha	<u>al</u>	A	d	d	er

A	В	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half Subtractor

A	В	Difference	Barrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


Full Adder

	A	В	С	Sum	Carry
	0	0	0	0	0
	0	0	1	1	0
	0	1	0	1	0
	0	1	1	0	1
7	1	0	0	1	0
	1	0	1	0	1
	1	1	0	0	1
	1	1	1	1	1
ľ					

Full Subtractor

A	В	C	Difference	Barrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1





BVREDDY



HS Barrow

Use the Code: BVREDDY

FS: A-B-C
Difference =
$$A \oplus B \oplus C$$
Barrow = $AB + (A \oplus B)C$
= $AB + (A \oplus B)C$
= $AB + AC + BC$
Difference = $A \oplus B \oplus C$
Barrow = $BC + (B \oplus C)A$
= $AB + BC + AC$
Difference = $A \oplus B \oplus C$
Barrow = $BC + (B \oplus C)A$
= $AB + BC + AC$
Difference = $A \oplus B \oplus C$
Barrow = $BC + (B \oplus C)A$
= $AB + BC + AC$
Difference = $A \oplus B \oplus C$
Barrow = $AB + (A \oplus B)C$
Barrow = $AB + (A \oplus B)C$
Barrow = $AB + BC + AC$
Difference = $A \oplus B \oplus C$
Barrow = $AB + (A \oplus B)C$
Barrow = $AB + (A \oplus C)C$

Worst delay for Carry = Max(xor, and)+ $(t_{pd})_{and}$ + $(t_{pd})_{or}$

FS : C- A- B

Worst case delay for Sum = Max(xor ,and)+ $(t_{pd})_{and}$ + $(t_{pd})_{or}$ + $(t_{pd})_{xor}$ **BVREDDY**

Binary Multiplier

Many to one Universal logic gate Parallel to serial converter $2^n \times 1$ 2^n -----> number of data inputs n ----> number of select inputs 1 ----> number of outputs Number of **Logic Gate** MUX required **BUFFER NOT AND** OR **NAND NOR EX-OR EX-NOR** HA HS 2

Multiplexer (MUX)

Data selector

Demultiplexer

- > One input to many output
- Data distributor
- One to many circuit 1×2^n

n----> number of select lines 2^n -----> number of output lines 1 ----> number of inputs

BVREDDY

Encoder

BVREDDY

Encoder is a combinational circuit, which is used to convert

- 1. Octal to binary $(8 \times 3 \text{ encoder})$
- 2. Decimal to Binary (10×4 encoder)
- 3. Hexadecimal to Binary (16×4 encoder)

$2^n X n$ n -----> number of outputs 2^n -----> number of inputs

- For an Encoder at a time only one among the all inputs is high, reaming all inputs should be zero
- > If multiple inputs are simultaneously high, then the output is not valid, to avoid this restriction we will go for priority encoder.


Decoder

Decoder is a multi input, multi output logic circuit which coverts coded input into coded output, where the input and output codes are different

$$n \times 2^{n}$$

 n -----> number of inputs
 2^{n} -----> number of outputs


Decoder is a special case of Demultiplexer, in which the select lines or Demultiplexer are treated as input's to the decoder and input Demultiplexer is treated as Enable input of the Decoder Inputs Enable Select lines ← Inputs




Sequential Circuits

The logic circuit whose outputs at any instant of time depends on the present inputs as well as on the past outputs are called sequential circuits, in sequential circuits, the output signals are fed back to the input side.

- > Out put of combinational circuit depends on input combinations.
- > Output of sequential circuits depends on input sequence.
- For unequal delay of gates also the operation is valid



A	В	X	Y
0	0	1	1
0	1	0	1
1	0	1	0
1	1	Memory	



For **SR NAND** latch, if the input sequence is

00 ----> 11, then the following cases arises

➤ If the delay of both gates are same then we don't have any stable output , the output is oscillatory , this condition is known as critical race

BVREDDY

➤ However if the delay of both gates are not equal then there exist a stable output, but it depends on the individual delay of the gates

For **SR NOR** latch , if the input sequence is

11 ----> 00, then the following cases arises

- If the delay of both gates are same then we don't have any stable output, the output is oscillatory, this condition is known as critical race.
- ➤ However if the delay of both gates are not equal then there exist a stable output, but it depends on the individual delay of the gates.

FLIP FLOP

In a latch the output changes immediately in response to external input, so to have an additional control, we are introducing a signal called " *CLOCK* ", whose purpose is same as Enable pin of Decoder.


Latch +Clock = Flip Flop


Latches are universally not unique and hence their truth tables are not unique.

Flip Flops are universally unique, and their truth tables are unique.

BVREDDY

Use the Code: BVREDDY, to get the maximum discount






CLK	D	Q+
0	X	Hold
1	0	0
1	1	1


Q	Q+	D
0	0	0
0	1	1
1	0	0
1	1	1

CLK	D	Q	Q+
0	X	Q	Q
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



CLK	T	Q	Q+
0	X	Q	Q
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0






Use the Code	•
BVREDDY	

Q	Q+	T
0	0	0
0	1	1
1	0	1
1	1	0

T Flip Flop



Race Around Condition

BVREDDY

The output of the FF changes to $0 \rightarrow 1 \rightarrow 0$ Continuously at the starting of the next clock the output is uncertain, which is called as Race Around Condition (RAC)

RAC occurs in any FF if the following conditions satisfies

- 1. If the FFs are operated in level triggering
- 2. if (tpd) < (Tclk) on,
- 3. If the FFs are operated in Toggle mode


If the above 3 conditions satisfies simultaneously then there is a continuous race in the output of the FF between 0 and 1 to reach the next state, who will be the winner of the race in not certain, that depends on tpd and (Tclk) on.

Remedy


- 1. (Tclk)on < (tpd) < T
- 2. By using Edge triggered FF
- 3. By using Master Slave FF


BVREDDY

Master – Slave Flip Flop





- 1. In case of Master Slave configuration, Master is applied with input clock and Slave is applied with inverted clock, so out of two FFs at a time only one of the FF respond and other will not respond. As a result, Many times toggling in a single clock cycle has been converted to one time toggle, hence *RAC is avoided*.
- 2. In Master Slave configuration, command signal is generated by master FF and the response of the command signal is given by slave FF
- 3. Master slave FF can store 1 bit of data











Counters

State of a Counter: Any possible output of a counter is known as its state, for a n- bit counter the maximum possible states are 2^n . The states which are counted by the counter are called as *valid states*, and the states which are not counted (skipped) by the counter are called as invalid states.

Modulus of a Counter: The minimum number of clocks needed to get the counting pattern repeats is called as Modulus of a counter

BVREDDY Design equation of a counter $2^n \ge N$ $n \ge \log_2 N$

n----> number of Flip Flops
N----> MOD no. of a counter

ASYNCHRONOUS COUNTER

BVREDDY

- > Different FFs are applied with different clocks
- For only one FF external clock is applied, which is LSB and output of one FF will acts as clock to next FFs
- > FFs are operated in toggle mode
- ये वक्त भी ग्जर जाएगा > Fixed counting sequence 1. up counter This time will also pass
 - 2. down counter
- Ove Edge trigger and Q as a clock -----> Up counter
- \bigcirc ve Edge trigger and \overline{Q} as a clock -----> Down counter
- ⊕ve Edge trigger and Q as a clock -----> Down counter
- \bigoplus ve Edge trigger and \overline{Q} as a clock -----> Up counter
- The disadvantages of the ripple counter is that transition states are present due to delay of the FF (Decoding errors).
- ➤ If only one FF changes its state ,then no transition states will be present, if more than one FF changes its states than transition states present. **BVREDDY**
- > To avoid decoding errors strobe signal is used.
- > Strobe signal is kept low for 3tpd, for 3- bit counter, so that transition states are not reflected, and after 3tpd strobe signal is made high.
- \triangleright If delay each FF is t_{pd} , then

$$T_{CLK} \geq n t_{pd}$$


$$f_{CLK} \leq \frac{1}{t_{pd}}$$

Use the Code: **BVREDDY**

RING COUNTER


- Ring counter is a synchronous counter, it is a shift register in which last FF output is connected to the first FF input.
- In ring counter only one FF output is logic '1' and it will rotate with clock.
- Ring counter performs right shift operation.

BVREDDY



- > Decoding logic of ring counter is simple and does not require any external logic circuit
- > If all the outputs of FFs initially zero, then the Ring counter does not start.
- > If more than one FF outputs' are high initially, then the ring counter enters into unused state and never come out of unused state, this is called as Lock out problem. **BVREDDY**

JOHNSON RING COUNTER



Johnson Ring counter **Twisted Ring counter** Switch tail counter Walking Counter **Creeping counter**

Mobies counter

Ring counter	Johnson ring counter	
1. $Mod No = n$ BVREDDY	1. Mod No = 2n	
2. Number of used states= n Number of unused states = $2^n - n$	2. Number of used states= $2n$ Number of unused states = $2^{2n} - n$	
3. Time period of each $FF = n(T_{CLK})$	3. Time period of each $FF = 2n(T_{CLK})$	
4. Frequency of each FF = $\frac{f_{clk}}{n}$	4. Frequency of each FF = $\frac{f_{clk}}{2n}$	
5. Suffer from lock out problem	5. Suffer from lock out problem	
6.Decoding logic is simple	6.Decoding logic requires AND and NOR gates	

FINITE STATE MACHINE

Synchronous Sequential circuits are also called as Finite State Machine (FSM)
There are two types of FSMs


- 1. Mealy State Machine
- The output of Mealy State Machine is a function of present state as well as present input
- to detect n bit sequence by using Mealy modal n number of states are required

BVREDDY

- 2. Moore State Machine
- > The output of Moore State Machine is a function of present state only
- ➤ To detect **n bit sequence** by using Mealy modal (**n+1**) number of states are required

Mealy Modal

	NS, O/P		
Present state	X =0	X= 1	
a	a , 0	b,0	
b	b, 1	c,0	
c	d, 0	c, 0	
d	d, 0	a , 1	



Moore Modal

WIOUTE IV.				
Dungant	Next State		Output	
Present state	X =0	X=1	Output	
a	a	b	0	
b	b	С	0	
С	d	c	0	
d	a	d	1	

