

Chapter-3) Instruction set of 8086 UP

Instruction format : A machine level instruction format has one or more numbers of fields associated with it. The first field is called as operation code field or op-code field which indicate the type of operation to be performed by the CPU. The second field is called as operand field i.e data field on which CPU performs the operations specified by the instruction op-code.

8086 instruction set has 6 general formats of the instructions:

1] 1 byte instruction : This format is only 1 byte long and may have implicit data or register operand. The least



The least significant 3 bits of the opcode are used to specify the register operand if any. Otherwise all the 8-bit form an opcode and the operand are implied.

2] Register to Register : Register to register instruction format is of two bytes long.



The first byte of the code indicate the operation code of the instruction i.e op-code and width of the operand specified by

~~W~~. The second byte of instruction code indicates the register operand and R/M field. The register specified in the REG field is one of the register operand. The R/M field indicate another operand which may be register or memory location.





offset → displacement







3] Register to / from memory with no displacement : In this type of instruction, the format of instruction is of 2 byte long. The first byte is same as in the register to register format but the second byte contains MOD field as shown in the figure



4] Register to / from memory with displacement: This type of instruction format includes 1 or 2 additional bytes for displacement along with 2-bytes format of register to / from memory









5] Immediate operand to register:



In this type, the instruction format contains the first byte as well as 3-bits from the second byte are used for op-code. One or two bytes of immediate data as shown below:

6] Immediate operate to memory with 16-bit displacement:



PAGE NO. 60
DATE: 10/10/2023
The length of this instruction format is a 5 byte or 6 byte format.

The op-code have single bit indicators and the definitions and significance are given below:

- o W-bit : Indicates the width of operand. If W=0, the operand is of 8-bit and if W=1, the operand is of 16-bit
- o D-bit : It indicates one of the operand in register in case of two operand instruction. If D bit = 0, the register specified by REG Field is source operand and else it is a destination operand.
- o S-bit : It is sign extension bit and is used with W-bit i.e either byte or word operation.
- o V-bit : Used in case of rotate and shift instruction - If shift count is 1, this bit is set to 0 and if shift count is more than 1 this bit is set to 1.
- o Z-bit : Used by REP instruction to control the looping operation.

REG code of different registers in the op-code bytes are assigned with different binary codes as shown below:

		\rightarrow PTO
1	00	00000000
2	01	00000001
3	10	00000010
4	11	00000011
5	12	00000100
6	13	00000101
7	14	00000110
8	15	00000111
9	16	00001000
10	17	00001001
11	18	00001010
12	19	00001011
13	20	00001100
14	21	00001101
15	22	00001110
16	23	00001111

Table 3.1

W-bit	Register address bits	Registers (8/16 bit)	Segment	
			register (2-bit code)	Register code (16-bit)
0	000	AL	00	ES
0	001	CL	01	CS
0	010	DL	10	SS
0	011	BL	11	DS
0	100	AH		
0	101	CH		
0	110	DH		
0	111	BH		
1	000	AX		
1	001	CX		
1	010	DX		
1	011	BX		
1	100	SP		
1	101	BP		
1	110	SI		
1	111	DI		

Operands	Memory Operands			8/16 bit	
	without offset	with 8-bit offset	with 16-bit offset	Register Operands	
Table 3.2				W=0	W=1
MOD	00	01	10	11	
R/M					
000	$(BX)+(SI)$	$(BX)+(SI)+D8$	$(BX)+(SI)+D16$	AL	AX
001	$(BX)+(DI)$	$(BX)+(DI)+D8$	$(BX)+(DI)+D16$	CL	CX
010	$(BP)+(SI)$	$(BP)+(SI)+D8$	$(BP)+(SI)+D16$	DL	DX
011	$(BP)+(DI)$	$(BP)+(DI)+D8$	$(BP)+(DI)+D16$	BL	BX
100	(SI)	$(SI)+D8$	$(SI)+D16$	AH	SP
101	(DI)	$(DI)+D8$	$(DI)+D16$	CH	BP
110	D16 (direct address)	$(BP)+D8$	$(BP)+D16$	DH	SI
111	(BX)	$(BX)+D8$	$(BX)+D16$	BH	DI

First the addressing mode of instruction must be decided to find out the MOD and R/M fields of a particular instruction.

The R/M and addressing mode field content indicates the R/M field and addressing mode specifies the MOD field.

When data is referred as an operand then DS is the default data segment register, CS is the default code segment for storing program codes, SS is the default stack segment register and ES is the default segment register for the destination data storage.

Addressing modes of 8086:

- 1) Immediate Addressing Mode
- 2) Direct Addressing Mode
- 3) Register Addressing Mode
- 4) Register indirect Addressing Mode
- 5) Register relative Addressing Mode
- 6) Base indexed Addressing Mode
- 7) Relative base indexed Addressing Mode

Addressing modes is used to locate data or operands in memory, registers or I/O. Hence the addressing mode of any instruction specifies the type of operand and the way they are accessed for executing an instruction.

1) Immediate Addressing Mode :- In this mode, the immediate data is the part of instruction and appears in the form of successive byte or bytes after the op-code bytes.

So, immediate data may be 8-bit [byte] or 16-bit [word] in length.

e.g.: MOV AL, 40H AL is loaded with 8-bit immediate data 40H

MOV BX, 1234H BX is loaded with 16-bit immediate data 1234H

2) Direct Addressing Mode: In this mode, a 16 bits memory address (offset) of operand is directly specified in the instruction as a part of it.
The offset or displacement may be either 8-bit or 16-bit.

Examples:

MOV AL, [3000H]

AL will be loaded with content of memory location whose offset is 3000H from base address

AND AX, [8000H]

AX will be ANDed with contents of memory location whose offset is 8000H from base.

3) Register Addressing mode: In this mode, the data is stored in a register and it is referred using particular segment register i.e. all registers except IP may be used in this mode.

- Register may be source operand, destination

operand or both

- Register may be 8-bit or 16-bit.

Examples:

MOV AX, CX

Copies the content of CX register to AX register

AND AL, BL

ANDing the content of BL with AL, store result in AL

ROR AL, CL

Rotate the contents of AL, CL times.

4) Register Indirect Addressing Mode: In this mode, the address of the memory location which contains data or operand is available in an indirect way using offset register such as BX, SI, DI register. The default segment register is either DS or ES depending on the instruction used. If BP is used then SS is the default segment register.

Examples: MOV AX, [BX]

Copies the content of memory location whose offset is in BX register

SUB [SI], AL

Subtract the content of AL from the memory location whose offset is in SI

Indexed addressing mode: In this mode, the offset of operand is stored in any one of the index registers i.e. SI and DI. DS and ES are the default segments for index registers SI and DI respectively depending on the instruction used. This mode allows the use of signed displacement.

Examples: MOV BL, [SI]

Copies the byte from memory location whose offset is in indexed register SI to BL

ADD AX, [DI+8]

Copies the word from memory location whose offset will be calculated by adding 8 with the content of DI register.

5) Register relative addressing mode: In this mode, the data is available at an effective address frame by adding 8-bits or 16-bits displacement with the content of any one of the register such as BX, BP, SI and DI, in the default DS and ES segment.

Example: `MOV AX, 50[BX]` Copies the word from memory location whose offset will be calculated by adding 50H with the content of BX register.

6) Base indexed addressing mode: In this mode, the effective address of data is calculated by adding the content of base register BX or BP to the content of an index register SI or DI with default segment DS or ES.

Example: `MOV AX, [BX][SI]`: copies the word from the memory location whose offset is calculated by adding content of BX with the contents of SI

7) Relative base indexed addressing mode: In this mode, the offset address of data is calculated by adding the 8-bit or 16-bits displacement with the sum of base register BX or BP and SI or DI register in the default segment DS and ES

Examples: `MOV AX, 60[BX][SI]` Copies the word from the memory location whose offset is calculated by adding the 60H with the content of BX and SI i.e. $[60 + BX + SI]$

Instruction set of 8086:

- 1) Data transfer instruction group: The instruction of this group are used to transfer data from source to destination. Instruction like `STORE, MOV, LOAD, EXCHANGE, INPUT, OUTPUT`
- 2) Arithmetic & Logical instruction group: These instructions performs arithmetical and logical operations like `INCREMENT, DECREMENT, COMPARE, SCAN`, etc.
- 3) Branch instruction group: The instructions of this group are used to transfer the program execution control to the address specified in the instruction such as `CALL, JUMP` and `RETURN` instruction
- 4) Loop instruction group: These instruction are used to perform unconditional and conditional loops for ex:- `LOOP NZ` and `LOOP Z` belongs to this category.
- 5) Machine control instruction group: These instruction controls the status of machines. `NOP, HALT, WAIT, LOCK` are examples.
- 6) Flag manipulation instruction group: The instruction of these group which directly affect the flag register such as `CLD, STD, STC, STI`.
- 7) Shift and rotate instruction group: The instruction of this group is used to perform bitwise shifting or rotation in either direction with or without count in CX
- 8) String manipulation group: The instruction of this group are used to perform various string manipulation operation such as `LOAD, MOV, SCAN, COMPARE, STORE`

(1) Data copy / Transfer instruction:

MOV destination, source

This instruction is used to transfer data from source i.e. register/memory location/ immediate data to destination i.e. another register or memory location. The source of an instruction can be any one of the segment register or other general or special purpose register or a memory location and destination of instruction can be registered or memory location. But in immediate addressing mode segment register should not be the destination register.

Operation:

Destination \leftarrow Source

Examples:

MOV BX, 3456H

Immediate addressing mode where 3456H is immediate data copied to BX register by this instruction

MOV AL, [3000H]

Direct Addressing mode where the data from memory location 3000H is copied to AL register by this instruction.

MOV AX, AX

Register addressing mode where the contents of BX register is copied to AX register by this instruction.

MOV AL, [SI]

Indirect addressing mode where the data from the memory location addressed by SI register by this instruction.

MOV AH, 50H [BX]

Base register relative addressing mode where the displacement 50H is added to BX register to get an effective address from which data is copied to AH register by this instruction.

68

MOV AL, [BX][SI] : Base +

i) Direct addressing mode where the effective address

is calculated by adding

the contents of BX and

SI register and data is

copied to AL register

Relative base indexed

addressing mode where the

effective address is

computed by adding the

displacement 50H to the

sum of the contents of BX

and DI register, and data

is copied to AL register.

69

② PUSH SOURCE

INSTANT T28: 909 ③

This instruction is used to store word from source onto the bottom stack location, moving below D segment modification offset. Stack pointer is decremented and then stores a word from source to the location in the stack segment where the stack pointer points. The source of the word must be a 16-bit general purpose register, segment register or 16-bit memory locations. After decrementing the stack addresses, the higher byte copies to the higher address and lower byte copies to the lower address.

Operation:

SP \leftarrow SP - 2

SS : [SP] \leftarrow MSB of source : 22 \rightarrow modification to 22M

SS : [SP-1] \leftarrow LSB of source 22 \rightarrow 22

Examples:
PUSH BX

Decrement SP by 2, copy BX to stack i.e.
content of BH register to higher address
of stack and BL register to lower
address of stack.

PUSH DS

Decrement SP by 2, copy DS to stack i.e.
higher byte of DS register to higher
address of stack and lower byte of DS
register to lower address of stack.

PUSH AL
PUSH [5000H]

Decrement SP by 2, copy word from
memory locations to stack i.e. content
of 5000H to higher address of
stack and 5001H to lower address
of stack.

(3) POP DESTINATION

The instruction stores a word from stack location pointed
by the stack pointer to a destination specified in the instruction.
The destination must be a 16 bit general purpose register, a
segment register or 16 bit memory location. The stack pointer is
automatically incremented by 2 during the execution of this
instruction to point the next word on the stack and then the
word is copied to the specified destination.

Operation:

LSB of destination \leftarrow SS: [SP]

B-0C \rightarrow 02

MSB of destination \leftarrow SS: [SP+1]

[30] 12

SP \leftarrow SP+2

[40] 12

3000H 0001H

3001H 0002H

3002H 0003H

3003H 0004H

3004H 0005H

3005H 0006H

3006H 0007H

3007H 0008H

3008H 0009H

3009H 000AH

300AH 000BH

300BH 000CH

300CH 000DH

300DH 000EH

300EH 000FH

300FH 0010H

3010H 0011H

3011H 0012H

3012H 0013H

3013H 0014H

3014H 0015H

3015H 0016H

3016H 0017H

3017H 0018H

3018H 0019H

3019H 001AH

301AH 001BH

301BH 001CH

301CH 001DH

301DH 001EH

301EH 001FH

301FH 0020H

3020H 0021H

3021H 0022H

3022H 0023H

3023H 0024H

3024H 0025H

3025H 0026H

3026H 0027H

3027H 0028H

3028H 0029H

3029H 002AH

302AH 002BH

302BH 002CH

302CH 002DH

302DH 002EH

302EH 002FH

302FH 0030H

3030H 0031H

3031H 0032H

3032H 0033H

3033H 0034H

3034H 0035H

3035H 0036H

3036H 0037H

3037H 0038H

3038H 0039H

3039H 003AH

303AH 003BH

303BH 003CH

303CH 003DH

303DH 003EH

303EH 003FH

303FH 0040H

3040H 0041H

3041H 0042H

3042H 0043H

3043H 0044H

3044H 0045H

3045H 0046H

3046H 0047H

3047H 0048H

3048H 0049H

3049H 004AH

304AH 004BH

304BH 004CH

304CH 004DH

304DH 004EH

304EH 004FH

304FH 0050H

3050H 0051H

3051H 0052H

3052H 0053H

3053H 0054H

3054H 0055H

3055H 0056H

3056H 0057H

3057H 0058H

3058H 0059H

3059H 005AH

305AH 005BH

305BH 005CH

305CH 005DH

305DH 005EH

305EH 005FH

305FH 0060H

3060H 0061H

3061H 0062H

3062H 0063H

3063H 0064H

3064H 0065H

3065H 0066H

3066H 0067H

3067H 0068H

3068H 0069H

3069H 006AH

306AH 006BH

306BH 006CH

306CH 006DH

306DH 006EH

306EH 006FH

306FH 0070H

3070H 0071H

3071H 0072H

3072H 0073H

3073H 0074H

3074H 0075H

3075H 0076H

3076H 0077H

3077H 0078H

3078H 0079H

3079H 007AH

307AH 007BH

307BH 007CH

307CH 007DH

307DH 007EH

307EH 007FH

307FH 0080H

3080H 0081H

3081H 0082H

3082H 0083H

3083H 0084H

3084H 0085H

3085H 0086H

3086H 0087H

3087H 0088H

3088H 0089H

3089H 008AH

308AH 008BH

308BH 008CH

308CH 008DH

308DH 008EH

308EH 008FH

308FH 0090H

3090H 0091H

3091H 0092H

3092H 0093H

3093H 0094H

3094H 0095H

3095H 0096H

3096H 0097H

3097H 0098H

3098H 0099H

3099H 009AH

309AH 009BH

309BH 009CH

309CH 009DH

309DH 009EH

309EH 009FH

309FH 00A0H

30A0H 00A1H

30A1H 00A2H

30A2H 00A3H

30A3H 00A4H

30A4H 00A5H

30A5H 00A6H

30A6H 00A7H

30A7H 00A8H

30A8H 00A9H

30A9H 00AAH

30AAH 00ABA

30ABA 00ABA

BX+AL back into AL . XLAT changes no flags. 7H2U9

Operation:

(1) AL \leftarrow DS:[BX+AL] : moves contents of DS at offset BX+AL into AL.

Example: if we do $AL \leftarrow DS:[BX+AL]$ then what will happen? what is the output?

DATA section has table of 16 bit words. Suppose we have table in memory.

TABLE DB '0123456789ABCDEF' ; offset 10H

CODE section has code: MOV BX, offset TABLE ; offset 11H

MOV AL, [BX] ; offset 12H

CODE section has code: ADD AL, 10H ; offset 13H

ADD AL, DS:[BX+AL] ; offset 14H

AL = DS:[BX+AL] = DS:[11H+10H] = DS:[21H] = 0123H

MOV BX, offset TABLE Point BX to the start of
lookup table in DS

MOV AL, CODE
XLAT

Replace code in AL with code
from lookup table AT

Hence AL \leftarrow DS:[BX+AL] : The content of AL will be 0BH
which is the value of A in memory. 0A \leftarrow AL

(8) LEA 16 bit register, source
This instruction determines the offset of variable or
memory location names as source and loads this offset in
specified 16 bits register.

TAJX

Operation:

16 bit register \leftarrow effective address

Example: LEA AX, [BX+DI] : load AX with offset of variable BX+DI

LEA BX, ARRAY : load BX with offset of variable ARRAY

LEA SI, LISTING : load SI with offset of variable LIST

LEA CX, [BX][DI] : load CX with effective address by adding content
of offset of BX & DI and offset of SI

LEA BX, [BX+DI] : load BX with effective address by adding content
of offset of BX & DI and offset of SI

(9) LDS/LES 16 bit register, memory address of first word 7H2U9

These instructions copy a word from two consecutive memory locations into the registers specified in the instruction. It then copies a word from next two consecutive memory location into the DS register.

Operation: 7H2U9

For LDS instruction: 16 bit register \leftarrow [Memory address]
DS \leftarrow [Memory address+2]

For LES instruction: 16 bit register \leftarrow [Memory address]
ES \leftarrow [Memory address+2]

IX1 & VOM inserted in mnemonic

Examples: LD BX, [1234H] : copy the contents of memory location 1234H
in BX, contents of 1235H to BH and the
contents of 1236H and 1237H in DS register

LES BX, [1234H] : copy the contents of memory location 1234H
in BX, contents of 1235H to BH and the
contents of 1236H and 1237H in ES register.

(10) LAHF : position of AH register

This instruction stores lower byte of flag register of 8086 to the
AH register. It is formed from II28A through 8

Examples: LAHF

SAHF : content of AH register

This instruction copies the content of AH register which is used to
set or reset the flag in the lower byte of the flag register
of 8086. 00H in AH gives ST

Examples: SAHF ; 00H in AH, 01H in AH

(12) **PUSHF**: This instruction is used to store flag register on to stack.
* This instruction is used to store flag register on to stack.
* The stack pointer is decremented by two and stores the word in
the flag register to the memory locations pointed by the
stack pointer.

(13) **Example - PUSHF**

POPF: This instruction is used to store a word from the
memory locations at the top of stack to the flag register
and increment stack pointer by 2.

Example - POPF

Difference between MOV & LXI:

* **MOV**: This instruction copies data from source i.e. registers/
memory location /immediate data to destination i.e.
another registers/memory location.

* **LXI**: This is instruction is not available in 8086 instruction
set and used to load immediate 16 bit data to
register pair like BC, DE, HL in 8085

II Arithmetic instructions: These instructions perform the
arithmetic operations like addition, subtraction,
multiplication and division along with their
respective ASCII and decimal adjust instructions.

(1) **ADD/ADC destination, source**: The ADD instruction adds
a number from some source to a number from
some destination. The ADC instruction adds the carry
flag into the result.

The source may be an immediate number,
a register, or a memory location as specified by
any 24 addressing modes as given in table 3.2
on pg 62.

The destination may be a register or a memory location
specified by any one of 24 addressing modes as given in
table 3.2.

The source and destination must be of the same type and
cannot both be memory locations.

Destination should not be an immediate number.

Flags affected : OF, CF, PF, AF, SF, ZF etc.

Operation: destination = source + destination

destination ← source + destination for ADD
destination ← source + destination + CF for ADC

Example: ADD AL, 74H Immediate addressing mode instruction

adds the immediate number 74H to AL and stores result in AL.

ADD AX, BX Register addressing mode instruction
that adds the contents of BX with AX

ADD AL, [6000H] Direct addressing mode instruction
that adds the contents of memory
location 6000H with AL; stores result
in AL.

ADD AL, [SI] Register indirect addressing mode
instruction that adds the contents of
memory location pointed by SI index
register with AL and stores result in AL.

ADD AX, 1234H Immediate addressing mode instruction
that adds the immediate number 1234H
to AX and stores result in AX.

ADC AX, BX Register addressing mode instruction
that adds the content of BX to AX
with carry and stores result in AX.

(2) SUB/SBB destination, source :- The SUB instruction is used to subtract the data in source from the data in destination and stores result in destination. The SBB instruction is used to subtract the source operand and the borrow (CF), which may reflect from the result of the previous calculations from the destination operand, and the result, is stored in destination operand.

Source must be a register or memory location.

destination must be a register or a memory location.

The destination operands should not be an immediate data and the source and destination

must be a register or memory location.

The destination operands should not be an immediate data and the source and destination both should not be memory operands.

Flag affected :- OF, CF, PF, AF, SF and ZF

Operation :- $destination \leftarrow destination - source$... for SUB

$destination \leftarrow destination - source - CF$... for SBB

Example :- $destination = [0000]_{16}$

$[0000]_{16} - 1000H$

SUB AL, 74H Immediate addressing mode instruction that subtracts the immediate number 74H from AL and stores result in AL.

SUB AX, BX Register addressing mode instruction that subtracts the contents of BX from AX and stores result in AX.

SUB AL, [6000H] Direct addressing mode instruction that subtracts the content of memory located in direct address location 6000H from AL, stores result in AL.

SUB AL, [SI]

Register indirect addressing mode instruction that subtracts the contents of memory location pointed by SI index register from AL and stores result in AL.

SBB AX, 1234H

Immediate addressing mode instruction that subtracts the immediate numbers 1000H (borrow from 1234H) from AX and stores result in AX.

SBB AX, BX

Register addressing mode instructions that subtracts the content of BX and borrow from AX and stores result in AX.

(3) INC destination :-

This instruction adds 1 to the indicated destination. The destination can be a register or memory location specified by any one of 24 ways given in Table 3.2 on pg 62. Immediate values and flags affected by this instruction

Flag affected :- OF, PF, AF, SF, ZF

Operation :- $destination \leftarrow destination + 1$

destination $\leftarrow destination + 1$ and so on till to

and then $destination \leftarrow destination + 1$ becomes 0.

Examples :- $destination = [0000]_{16}$

INC AX

Increment the content of AX by 1

INC [2000H]

Increment the content of memory location

2000H by 1

(4) DEC destination :-

Increment the by 1 to the word named as

$D = 32, O = 7S, L = TEMP$ by 1.

$D = 32, O = 7S, L = 7S002 > 7S002 - 1 = 7S001$

$D = 32, O = 7S, L = 7S002 - 1 = 7S001$

destination. The destination can be a register or

memory location specified by any one of the

24 ways given in table in 3.2. Immediate data cannot

be an operand of this instruction.

PAGE NO. 80

Flag affected: OF, PF, AF, SF, ZF
 Operation: $AL \leftarrow \text{destination} - \text{source}$
 destination + destination = 11111111111111111111111111111111

Example: Decrement content of AX by 1
 $DEC AX$ (11111111111111111111111111111111)

Decrement content of memory location 2000H
 $DEC [2000H]$ (11111111111111111111111111111111)

Decrement the byte or word named as TEMP
 $DEC TEMP$ (11111111111111111111111111111111)

Decrement the byte or word named as TEMP
 $DEC TEMP$ (11111111111111111111111111111111)

⑤ CMP destination, source: The CMP instruction make a comparison between a byte / word from the specified source and byte / word from the specified destination. The source and destination can be an immediate data, a register or a memory location specified by one of 24 ways given in table 3-2. However the source and destination cannot be both memory locations. The comparison is actually done by non-destructive subtraction of the source byte or word from the destination byte or word i.e. the source and the destination will not be changed, but the flags will be set to indicate the result of the comparison.

Flag affected: OF, CF, PF, AF, SF, ZF

Operation: $AL \leftarrow \text{destination} - \text{source}$

(a) If destination > source then $CF = 0$, $ZF = 0$, $SF = 0$
 (b) If destination < source then $CF = 1$, $ZF = 0$, $SF = 1$
 (c) If destination = source then $CF = 0$, $ZF = 1$, $SF = 0$

Example: Function to subtract two numbers \rightarrow $7C$

CMP AL, 0FFH ; Compare AL with immediate number
 \rightarrow 00000000 and FFH , result is 11111111

CMP AX, BX ; Compare AX with BX
 \rightarrow 00000000 and 00000000 , result is 00000000

CMP CX, COUNT ; Compare CX with COUNT
 \rightarrow 00000000 and 00000000 , result is 00000000

PAGE NO. 81

⑥ DAA: (Decimal adjust accumulator): DAA instruction is used to convert the result of the addition of two packed BCD numbers into decimal numbers. DAA only works on AL register. So, DAA instruction must be used after ADD/ADC instruction. The ADD/ADC instruction adds the two BCD numbers in hexadecimal format and DAA instruction convert this hexadecimal result into packed BCD result. $72, FA, 99, 33 \rightarrow 00000000000000000000000000000000$

The working of DAA instruction is given below:

(1) If the value of the lower nibble in AL accumulator is greater than 9 or if AF flag is set, then DAA instruction adds 6 to the lower nibble of AL accumulator.

(2) If the value of higher nibble in AL accumulator is greater than 9 or if CF flag is set, the DAA instruction adds 6 to the higher nibble of AL accumulator.

Flag affected: CF, OF, AF, SF, ZF and OF is undefined.

Operation: $AL \leftarrow \text{destination} + \text{source}$

(a) If lower nibble of AL > 9 or AF = 1, then $AL = AL + 06$
 (b) If higher nibble of AL > 9 or CF = 1, then $AL = AL + 60$
 (c) If both above condition are satisfied, then $AL = AL + 66$

Example: (Refer textbook)

Convert 10101010 to decimal (mod 64) \rightarrow 00000000

⑦ DAS: (Decimal adjust after subtraction): DAS instruction is used to convert the result of the previous subtraction of two packed BCD numbers to a packed BCD number. DAS instruction only works on AL reg is for. So, DAS instruction must be used after the SUB/SBB instruction.

Function: This SUB/SBB instruction subtract the two BCD numbers in hexadecimal format and DAS instruction convert this hexadecimal result to BCD result.

Example: $XA \leftarrow \text{destination} - \text{source}$

Subtract 00000000 and 00000000 result is 00000000

The working of DAS instruction is given below:

- (1) If the value of the lower nibble in AL accumulator is greater than 9 or if AF flag is set, the DAS instruction subtracts 6 to the lower nibble of AL accumulator.
- (2) If the value of the higher nibble in AL accumulator is greater than 9 or if CF flag is set, the DAS instruction subtracts 6 to the higher nibble of AL accumulator.
- (3) If both conditions are satisfied, then AL = AL - 6.

Flags affected: CF, PF, AF, SF, ZF and OF is undefined.

Operation: If condition of any two of above is satisfied then

- (a) If lower nibble of AL > 9 or AF = 1 then AL = AL - 06
- (b) If higher nibble of AL > 9 or CF = 1 then AL = AL - 60
- (c) If both above conditions are satisfied then AL = AL - 66

Example: (Refer textbook)

(3) NEG destination: This instruction converts the number byte/word in destination in the 2's complement and store result in the destination which may be a reg/DS or memory location specified by any one of the addressing modes.

Flags affected: OF, CF, PF, AF, SF, ZF and OF

Operation: destination \leftarrow 2nd Complement of destination

Examples: (Corresponding to the 2nd complement) 2A1
 NEG AX: Replace number in AX with its 2's complement.
 NEG BYTE PTR [BX]: Replace byte at offset [BX] in DS with its 2's complement.

MUL source: The instruction is used to multiply an unsigned byte from source with an unsigned byte in the AL register, or an unsigned word from source with an unsigned word in the AX register.

The source must be a any register or memory location.

When a byte is multiplied with the byte in AL, then the result is stored in AX because the result of multiplication of two 8-bit i.e. bytes numbers is maximum 16 bits.

When a word is multiplied with the word in AX, then the MSW of result is stored in DX and LSW of result in AX register because the result of multiplication of two 16-bit numbers is maximum 32 bits.

If MSB or MSW of result is zero, then CF and OF both will be set.

Flags affected: OF, CF and PF, AF, SF, ZF are undefined.

Operation: If condition of any two of above is satisfied

- (a) If source is byte then AX \leftarrow AL * unsigned 8-bit source
- (b) If source is word then DX \leftarrow AX, AX \leftarrow AX * unsigned 16-bit source

Example: (Corresponding to the 2nd complement) 2A1 VOM
 MUL BL: Multiply AL by BL, result in AX

MUL CX: Multiply AX by CX, result in DX:AX

MUL PTR [BX]: Multiply AL by byte in DS pointed by BX register, result in AX

(4) IMUL source: This instruction is used to multiply a signed byte from source with the signed byte in the AL register and to during signed byte multiplication and a signed word with a word from source with a signed word in the AX register during signed word multiplication. The source must be a register or memory location.

When a byte is multiplied with the byte in AL, then the result is stored in AX because the result of two 8-bit i.e. bytes numbers is maximum 16 bits.

When a word is multiplied with the word in AX, then the MSB result is stored in DX and LSB in AX register because the result of two 16-bit words is maximum 32 bits.

If the magnitude of the product does not require all the bits of the destination, the unused bits are filled with the copies of the sign bit of AL if it is 8-bit word. Flag affected: OF, CF and PF, AF, SF, ZF are undefined.

Operations: If source is byte then $AX \leftarrow AL * \text{signed 8-bit source}$
 (a) If source is word then $DX:AX \leftarrow AX * \text{signed 16-bit source}$
 (b) If source is word then $DX:AX \leftarrow AX * \text{word}$

Examples: a) $AX \leftarrow AL * 80H$ if AL = 10H
 IMUL BL
 b) $DX:AX \leftarrow AX * CX$ if CX = 10H
 IMUL CX
 c) $DX:AX \leftarrow AX * \text{word pointed by [BX]}$
 IMUL WORD PTR [BX]

Multiply AL by BL, result in AX
 IMUL BL
 Multiply AX by CX, result in DX:AX
 IMUL CX
 Multiply AL by byte in DS pointed by [BX], result in AX
 IMUL BYTE PTR [BX]
 Example of multiplication of signed byte with signed word:
 MOV CX, multiplier Load signed word multiplier in CX
 MOV AL, multiplicand Load signed byte multiplicand in AL
 CBW AL into AH Extend sign of AL into AH
 IMUL CX Word multiplies, result in DX:AX

DIV source: This instruction divides an unsigned word by an unsigned byte during 16/8 division, and to divide an unsigned double word i.e. 32 bits by an unsigned word during 32/16 division. During the division of a word by a byte, the word (dividend) must be in the AX register and the byte (divisor) may be in any 8-bit register or memory location.

After the division operation, 8-bit quotient will only be available in AL register and 8-bit remainder will only be available in AH register.

While dividing double word by word, the most significant word of the double word should be in DX and the least significant of the double word should be in AX. To find quotient in AL and remainder in AH, we must know a dividend in AX and divisor in BX.

After the division operation, 16-bit quotient will be available in AX register and 16-bit remainder in DX register. If a word or double word is divided by 0, the quotient is too large to fit in AL or AX i.e. greater than FFFFH or FFFFFFFFH, the 8086 will automatically generate a type 0 interrupt i.e. divide by 0 interrupt or divide overflow interrupt.

During division of double word by word, the dividend must be in DX:AX for double word or AX for word, but source of the divisor should be a word or byte register or a memory location.

During the division of a byte by a byte, we must first store dividend word in AX byte in AL and fill AH with all 0's for unsigned dividend. When we want to divide a word by a word in AX and fill DX with all 0's for unsigned dividend, flag affected: None and OF, CF, PF, AF, SF, ZF are undefined.

Operations: a) HA HA than JA in next instruction
 (a) If source is byte then $AL \leftarrow AL / \text{unsigned 8-bit source}$
 b) If source is word then $DX:AX \leftarrow AX / \text{unsigned 16-bit source}$
 DX $\leftarrow DX:AX \text{ MOD unsigned 16-bit source}$

Examples: a) $AL \leftarrow AL / 80H$
 DIV BL
 b) $DX:AX \leftarrow AX / CX$
 DIV CX
 c) $DX:AX \leftarrow AX / \text{word in memory location pointed by [BX]}$
 DIV WORD PTR [BX]

Divide word in AX by byte in BX quotient in AL and remainder in AH, bit 7 of AH is sign bit of quotient, bit 6 of AH is sign bit of remainder.

(12) **IDIV source:** This instruction divides an signed word by an signed byte during 16/8 division, and to divide signed double word ie. 32-bits by an signed word during 32/16 division. During the division of a word by a byte, the word(dividend) must be in AX register and a byte(divisor) may be in any 8 bit register or memory location. After the division operation, 8 bit quotient will be available in AL register and 8 bit remainder will be available in AH register.

During the division of double word by word, the dividend must be in DX:AX for double word or AX for word, but source of the divisor should be a word or byte register or memory location.

During the division of a byte by a byte, we must first store dividend byte in AL and fill AH with all 0's for unsigned dividend.

If a word or double word is divided by 0 or the quotient is too large to fit in AL or AX i.e greater than FFFFH or FFFFFFFFH, the 8086 will automatically generate a type 0 interrupt i.e divide by 0 interrupt or divide overflow interrupt.

For division, the dividend (numerator) must always be in AX:DX for word denominator and AX for byte denominator, but source of the divisor (denominator) can be a registers or a memory location.

When we want to divide a byte by a byte, we must first store dividend byte in AL and fill all bits in AH with sign-bit of AL using CBW instruction.

When we want to divide a word by a word, we must first store dividend word in AX and fill all bits in DX with sign-bit of AX using CWD instruction.

(13) **CBW:** This instruction copies the sign of byte in AL to all the bits in AH. AH is then said to be the sign extension of AL. The CBW operation must be done before performing division of signed byte in the AL by another signed byte with IDIV instruction.

Operation:

$$AH \leftarrow \text{Filled with } 8^{\text{th}} \text{ bit of AL} : 10101010 = HA (0)$$

Example:

$$AX = 00000000\ 10011011H70 \quad \text{MA.JA} = JA (0)$$

CBW convert signed byte in AL to signed word in AX

$$AX = -1111110100110111A \rightarrow \text{not filling sign bit} \rightarrow 000100$$

$$HA = JA$$

(14) **CWD:** This instruction copies the sign bit of a word in AX to all the bits of the DX register. In other word, it extend the sign of AX into all of DX. The CWD operation must be done before performing division of a signed word in AX by another signed word with the IDIV instruction.

PAGE NO. 88
DATE: _____

Operations: DX ← filled with 16th bit of AX i.e. DX = 00000000000000000000000000000000

Example:
 $DX = 00000000000000000000000000000000$ (DX = 1111000011000011)
 CWD convert signed word in AX to signed double word in DX : AX
 Result after execution of CWD instruction : AX → DX
 $DX = 1111111111111111$ (DX = 1111000011000011)

(15) **AAA (ASCII adjust after addition):** This instruction can be used to convert the contents of the AL register to unpacked BCD result. The higher nibble of the AL register is filled with zeros.

This instruction should be executed after the ADD instruction and the result is placed in the AL register. Before execution of AAA instruction, AH should be loaded with 0. Operation : W89

Flag affected : AF and CF. Operation : W89

Operation : 1] Clear the high order nibble of AL i.e. AL = AL AND 0FH
 2] IF lower nibble of AL > 9 OR AF = 1 then
 a) AL = AL + 6
 b) AH = AH + 1 (A to F) plus 0010 → HA
 c) AF = (F = 1)
 d) AL = AL AND OFH (1111001100000000 = XA)

Example : AAA
 Before the execution of AAA : Suppose AH = 00H
 $AL = OBH$

After the execution of AAA : Suppose AH = 01H (W89)

Instructions and output : AL = 01H
 DX = 00000000000000000000000000000000

PAGE NO. 89
DATE: _____

Difference between AAA and DAA: Both instructions convert the contents of the AL register to the result of the instruction. AAA converts the contents of the AL register to the result of the instruction. DAA converts the contents of the AL register to the result of the instruction.

(16) **AAS (ASCII adjust after subtraction):** This instruction can be used to convert the contents of the AL register to the BCD result. The higher nibble of the AL register is filled with zeros.

This instruction should be executed after the SUB instruction and the result is placed in the AL register. Before execution of AAS instruction, AH should be loaded with 0. Operation : W8A

Flag affected : AF and CF. Operation : W8A

Operation : 1] Clear the high order nibble of AL i.e.
 $AL = AL \text{ AND } 0F$
 2] If lower nibble of AL > 9 OR AF = 1 then
 a) AL = AL - 6
 b) AH = AH - 10 to 6000 (HA)
 c) AF = CF = 1 (lower digits)
 d) AL = AL AND OFH

Example : AAS
 Before the execution of AAS : Suppose AH = 02H
 6000 - 10 = 5000 (HA)
 After the execution of AAS : Suppose AH = 01H
 5000 - 10 = 4900 (HA)

Both instructions convert the contents of the AL register to the result of the instruction. DAA converts the contents of the AL register to the result of the instruction.

III Logical instructions:

- AND destination, source:** This instruction ANDs bit-by-bit the source operand with destination operand and result is stored in the destination specified in the instruction. The result of each bit position will follow the truth table for two input AND gate. The source operand can be an immediate number, the content of a register, or the content of memory location specified by any one of the 24 ways given in table 3.2 on pg 69.
- Flag affected:** CF = 0, OF = 0, PF, SF, ZF
- Operation:** Destination \leftarrow destination AND source
- Examples:**
 - AND BH, CL (AND byte in CL with byte in BH, result in BH)
 - AND BX, OOFFH (AND word in BX with immediate data OOFFH)
 - AND CX, [SI] (AND word at offset [SI] in data segment with word in CX, Result in CX register)

Flag affected: CF = 0, OF = 0, PF, SF, ZF

Operation: Destination \leftarrow destination OR source

Examples:

- OR BH, CL (OR byte in CL with byte in BH, result in BH)
- OR BX, [SI] (OR word in BX with immediate data OOFFH, Result in BX)
- OR CX, [SI] (OR word at offset [SI] in data segment with word in CX, Result in CX register)

- NOT destination:** This instruction inverts each bit of the byte to produce the word at the specified destination i.e. 1's complement.
- Flag affected:** None
- Operation:** Destination \leftarrow NOT destination
- Examples:**
 - NOT BX (Complement the contents of BX register)
 - NOT [4000H] (Complement the contents of the memory location 4000H)
 - NOT PTR [BX] (Complement the content of the memory location pointed to by BX register)
- XOR destination, source:** This instruction performs the logical operation i.e. Exclusive ORs of each bit in a destination byte or word with the same number bit in source byte or word and store result in destination. The result for each bit position will be 1 if either X or Y is present in the truth table of two inputs of XOR gate.
- The source operand may be an immediate number, location, register, or memory location. The destination may be a register or a memory location. The destination may be a register or memory location. But the source or destination should not both the memory locations in the same instruction.

Flags affected: CF=0, OF=0, PF, SF and ZF set if 0/1
 Operation: Destination ← destination XOR source.
 Examples:
 $\text{XOR BH}, \text{CL}$ result XOR byte in CL with byte in BH, no result
 $\text{XOR BX}, \text{data}$ result XOR word in BX with immediate data, OFFFH
 $\text{XOR CX}, [\text{SI}]$ result XOR word at offset [SI] in data segment with word in CX, Result in CX register.

(4) TEST destination, source: This instruction adds ANDs the contents of a source byte or word with contents of the specified destination byte or word and the flags are updated, but neither operands are changed.
 The TEST instruction is often used to set flags before a conditional jump instruction.

The source operand may be an immediate number, the register or memory location. The destination operand must be an 8 or 16 register or memory location.

Flag affected: CF, OF, PE, SF, and ZF. AT&T: AT&T T1M
 Operation: Flags ← set for result of (destination AND source)

Examples:
 $\text{TEST BH}, \text{CL}$ result AND byte in CL with byte in BH, no result, update PF, SF, ZF.
 $\text{TEST BX}, \text{OF}FFH$ result AND word in BX with immediate data, OFFFH, no result, update PF, SF and ZF.
 $\text{TEST CX}, [\text{SI}]$ result AND word at offset [SI] in data segment with word in CX, no result, update PF, SF, ZF.

Difference between AND and TEST instructions
 AND: If 1/0 = 0 it is 0, if 1/1 = 1 it is 1, no update of flags
 TEST: If 1/0 = 0 it is 0, if 1/1 = 1 it is 1, update of flags
 ① Destructive AND: 1/1 → 0
 ② Non-destructive TEST: 1/1 → 1
 Instruction means 1/1 → 1 means destination is modified after the execution of instruction
 ③ Flag affected: CF=0, OF=0, PE=0, SF=0, ZF=0
 ④ Operation: AND
 Destination ← destination AND source
 Flags ← set for result of (destination AND source)

IV Control Transfer or Branching Instructions
 These instructions change the flow of execution of the program to new address specified in the instruction directly or indirectly.
 When this type of instruction is executed, the contents of CS and IP registers get loaded with new values corresponding to the location where the flow of execution is going to be transferred.
 Depending on the addressing modes specified in the table 3.2, the CS may or may not modify.
 There are two types of control transfer or branching instructions as given as follows:
 1] Unconditional control transfer or branching instruction
 2] Conditional control transfer or branching instruction

1) Unconditional control transfer or branching instructions:

- ① CALL a procedure : The CALL instruction is used to transfer the program control to the sub-program or subroutine. There are two basic types of CALL's, near and far.

A near call is a call to a procedure which is in the same code segment as CALL instruction. When 8086 executes the near call CALL instruction, the stack pointer is decremented by 2 and copies the offset i.e. IP of the next instruction after the CALL instruction on stack. This offset value is used to transfer back the program control to the calling program after the execution of subroutine or procedure.

Then 8086 loads the offset of the first instruction of the procedure into the IP and RET instruction at the end of the procedure will return execution to the instruction after the CALL instruction in calling program by copying the offset value stored back to IP.

A far call is used to call a procedure which resides in another code segment from that which contains CALL instructions. When CPU 8086 executes the far call instruction, the stack pointer is decremented by two and copies the content of CS register onto the stack. Again stack pointer is decremented by two, and copies the content of IP i.e. offset of the next instruction after the CALL instruction onto the stack.

Finally it loads CS with the segment base address of the code segment that contains procedure and IP with the offset of the first instruction of the procedure in that segment. A RET instruction at the end of procedure will return execution to the next instruction of the calling program by restoring the same value of CS and IP from the stack.

Operation :

- 1) If NEAR CALL, Then $SP \leftarrow SP - 2$ i.e. save IP on stack if IP \leftarrow Address of procedure must be present in IP.
- 2) If FAR CALL, Then $SP \leftarrow SP - 2$ i.e. save IP on stack if IP \leftarrow CS i.e. save CS on stack if IP contains segment base address of the called procedure.

After executing CALL instruction $SP \leftarrow SP - 2$ i.e. save IP on stack if IP contains offset address of the called procedure.

Examples: CALL DELAY

CALL DELAY → Direct within the segment that calls the procedure of the name DELAY
CALL BX → Indirect within the segment where BX register contains the offset of the first instruction of the procedure and replace the content of the IP with the contents of the BX register.

CALL FAR PTR SHOW

Direct to another segment i.e. far or indirect to get IP offset $\rightarrow 92$ intelsegment; SHOW is the name of procedure and must be declared $92 + 90 \rightarrow 92$ FAR with SHOW PROC FAR at its start. $92 + 90 \rightarrow$ The assembler will determine the code segment base for the segment which contains procedure and the offset of start of the procedure in that segment.

② RET instruction :

The RET instruction is used to return the program execution control from the procedure to the next instruction immediate after the CALL instruction in the calling program.

If the procedure is a near procedure, then return will be done by overwriting the value of IP with the word from the stack top. The word from the stack top is offset of the next instruction in the calling program that was pushed on the stack by CALL instruction. So stack pointer is incremented by two and return address is popped from the stack to IP.

If the procedure is far procedure i.e. in a different code segment from the CALL instruction which calls it, the IP will be replaced by the word from stack top which is nothing but the offset of the next instruction after the CALL instruction of the CALL instruction.

Again the stack pointer is incremented by two; the CS is replaced with the current stack top which is the segment base address of the segment where CALL instruction resides. After the replacement of CS, again the stack pointer is incremented by two.

Operation:

① For NEAR Return then $IP \leftarrow \text{content of top of stack}$

$SP \leftarrow SP + 2$

② For FAR Return then $IP \leftarrow \text{contents of top of stack}$

$SP \leftarrow SP + 2$

$CS \leftarrow \text{Content of top of stack}$

$SP \leftarrow SP + 2$

③ INT N [N=Type of interrupt]: This instruction causes the 8086 to call a far procedure in a manner similar to the way in which the 8086 respond to an interrupt signal on its INTR or NMI inputs. The term type refers to the number between 0 to 255 that identifies the interrupt.

When the 8086 execute an INT type instruction, it will perform following operation:

a) Decrement the stack pointer by 2 and push the flags onto the stack.

7 VT, AH 101000 229066H

b) Decrement the stack pointer by 2 again and push contents of the CS.

CS 000000 00000000H

c) Decrement the stack pointer by 2 again and push the offset of the next instruction after the INT type instruction on the stack.

INT 81 001000 229066H

d) Get the new value for IP from an absolute memory address of 4 times the type specified in the instruction. For ex: for an INT 81 instruction, the new IP will be read from address 00020H (27 to 91H).

e) Get a new value for CS from an absolute memory address of 4 times the type specified in the instruction plus 2. (27 to 91H) and popping CS (27 to 91H).

f) Reset both the IF and the TF flags, other flags are not affected by this instruction.

S+92 → 92

④ INTO instruction [Interrupt on overflow]:

In initial, if the overflow overflow flag is set, this instruction will generate type 4 interrupt and causes the 8086 to do an indirect far call a procedure which is written by the user to handle the overflow condition.

When 8086 executes an INTO instruction, it will perform the following operation:

a) Decrement the stack pointer by 2, and push the flags onto the stack.

7 VT, AH 101000 229066H

b) Decrement the stack pointer by 2, and push CS on the stack.

CS 000000 00000000H

c) Decrement the stack pointer by 2 again and push IP which contains the offset of the next instruction after an INTO instruction on the stack.

INT 21 001000 229066H

- d) Get the new value for CS from an absolute memory address 00010H in IVT (Interrupt Vector Table).
 e) Get a new value for CS from an absolute memory address 00012H in IVT.
 f) Reset the TF and the IF, other flags are not affected by this instruction.

③ IRET instruction: The IRET instruction is used at the end of the interrupt service procedure to return to the execution of the interrupt program. During the execution of this instruction, the 8086 copies the saved value of IP from the stack to IP, the saved value of CS from the stack to CS and saved value of flags back to the flag register.

- Function performed by this instruction are:
 a) IP is popped from the stack then $SP \leftarrow SP + 2$
 b) CS is popped from the stack then $SP \leftarrow SP + 2$
 c) Flag register is popped from the stack then $SP \leftarrow SP + 2$

④ JMP destination address [Jump unconditional]: This instruction unconditionally transfers the control of execution to the specified address using an 16-bit displacement or CS:IP. No flags are affected or checked by this instruction.

If the target of JMP is in the same code segment, it requires only the IP to be changed to transfer control to the target location. Such a jump is called as intra-segment jump or near jump.

If the target of JMP is in the different code segment from that containing the instruction JMP, then IP and CS will be changed to transfer control to the target location. Such a jump is called as far or inter-segment jump.

Difference between Inter and Intra Segment Jump:
 Intra Segment Jump
 ① Intrasegment jumps can transfer control to a instruction in the same code segment.
 ② IP is called as NEAR jump.
 ③ Requires CS and IP to be transferred to the target location.
 ④ Ex: JMP DISP16 \$ direct
 Intrasegment
 ⑤ Always between instructions in the same code
 ⑥ IP is called as FAR jump.
 ⑦ Requires only IP to be changed to transfer control to the target location.
 ⑧ Ex: JMP ADR32 \$ direct

Examples:
 JMP DOWN
 JMP FAR PTR Skept \$ 0-78 0-78
 JMP NEAR PTR Skept \$ 0-78 0-78

Conditional Jump instructions: The conditional JMP instruction transfers the control at the target location if some specified condition is satisfied. Conditional JMP instructions are normally used after compare instruction or arithmetic or logical instructions. The different types of conditional JMP instructions are given in table.

Label	Function	Syntax
1) JCXZ	Jump if CX register is zero.	JCXZ label
2) JL/LOOP	CX = CX - 1, jump if CX ≠ zero.	LOOP label
3) LOOPE/LOOPZ	CX = CX - 1, jump if CX ≠ zero and ZF = 1.	LOOPZ label
4) JL/LOOPNE/LOOPNZ	CX = CX - 1, jump if CX ≠ zero and ZF = 0.	LOOPNE label
5) JA	Jump if above [CF = 0 and ZF = 0].	JA label

Instruction	Function	Syntax
6) JNB/E	Jump if not below or equal [CF=0 and ZF=0]	JNB label
7) JAE/E	Jump if above or equal [CF=0]	JAE label
JNB/	Jump if not below [CF=0]	JNB label
JNC	Jump if no carry [CF=0]	JNC label
8) JB	Jump if below [CF=1]	JB label
9) JNAE/E	Jump if not above or equal [CF=1]	JNAE label
JC	Jump if carry [CF=1]	JC label
10) JFE/E	Jump if equal [ZF=1]	JFE label
JZ	Jump if zero [ZF=1]	JZ label
11) JG	Jump if greater SF=OF and ZF=0 after signed mathematics	JG label
12) JNLE	Jump if not less or equal SF=OF and ZF=0 after signed mathematics	JNLE label
13) JGE/E	Jump if greater or equal SF=OF after signed math	JGE label
JNL	Jump if not less SF=OF after signed math	JNL label
14) JNGE/E	Jump if not greater or equal SF=OF after signed math	JNGE label
JL	Jump if less than SF<OF after signed math	JL label
15) JL/E	Jump if less than or equal SF<OF and ZF=1 After signed math	JLE label
JNG	Jump if not greater SF<OF and ZF=1 after signed math	JNG label
16) JNE/E	Jump if not equal ZF=0	JNE label
JNZ	Jump if not zero ZF=0	JNZ label
17) JNO	Jump if not overflow OF=0	JNO label

Instruction	Function	Syntax
18) JNP	Jump if parity HOPF=0/H	JNP label
JPO	Jump if parity ODD PF=0/H	JPO label
19) JNS	Jump if not sign SF=0/H	JNS label
20) JO	Jump if overflow OF=1/H	JO label
JPI	Jump if parity EVEN PF=1/H	JPI label
21) JPE	Jump if parity equal PF=H	JPE label
22) JS	Jump if sign SF=1/H	JS label

10. Comparison of JUMP and CALL instructions:

JMP	JMP	CALL
-----	-----	------

① A JMP instruction permanently changes the IP for NEAR jumps and C/S; IP for FAR jumps. So that the original program execution sequence can be resumed.

② Does not require RET instruction to return to calling program.

③ Conditional JMP instructions are available which transfer control to the target location if some specified condition is satisfied.

④ Stack is not used by JMP instruction to return control to calling program.

⑤ Stack is used by CALL instruction to save current IP to stack before jumping to target address. Return address is then popped from stack when the function returns to calling program.

Comparison of JNC and JMP instructions in 8086:

JNC 2000H	JMP 2000H
① Conditional branching	① Unconditional branching
Instructions	Instructions
② CF flag checked by this instruction but CF flag is unaffected	② No flags are affected as checked by this instruction
③ If CF=0, the program control transfers to the memory location 2000H	③ The program control transfers to 2000H without checking the condition of any flags.
④ Conditional JNC instruction is normally used after compare instruction or arithmetic or logical instructions	④ Unconditional JMP instruction is used when program control has to be transferred to any part of the program after any instruction.

Difference between JMP and JNC:

- * JMP : The program control is transferred to 2000H without checking the condition of any flags.
- * JNC : If CF=0, the program control transfers to the specified memory location.

Machine Control Instructions:

① HLT: Hold

The instruction HLT causes processor to enter into halt state. The CPU stops fetching and executing of instructions. The CPU can be brought out of the halt state with the occurrence of any one of the following events:

- 1] Interrupt signal on INTR pin
- 2] Interrupt signal on MM7 pin
- 3] Reset signal on RESET pin.

② NOP: No operation: This instruction is used to add wait state of three clock cycles and during these three clock cycles, the CPU does not perform any operation. This instruction can be used to add delay loop in the program and delaying operation before proceeding to read or write from the port.

③ WAIT

The instruction WAIT causes processor to enter in an ideal state or wait state and continues to remain in that the processor receives state until one of the following signal.

- 1] Signal on processor TEST pin
 - 2] A valid interrupt on INTR pin
 - 3] A valid interrupt on NMI pin
- This signal is used to synchronise with other external hardware such as math co-processors 8087.

④ LOCK: This instruction prevents other processors to take the control of shared resources. In multiprocessor system, the individual processors have their own local buses and memory and then processors are connected together by a system bus to access the shared system resources such as disk drives or memory or DMA. The LOCK instruction is used as a prefix to the critical instruction that has to be executed.

Example: `LOCK IN AL,80H`

(VI) Flag manipulation instructions: This type of instructions are used to change status of flags in flag register such as CF, DE, IF.

① CLC: Clear carry: This instruction clears the carry flag. $CF \leftarrow 0$

② CMC: Complement carry: This instruction complements the carry flag. $CF \leftarrow \sim CF$

③ STC: Set carry: This instruction sets the carry flag. $CF \leftarrow 1$

④ CLD: Clear direction flag: This instruction clears the direction flag. $DF \leftarrow 0$

⑤ STD: Set direction flag: This instruction sets the direction flag. $DF \leftarrow 1$

⑥ CLI: Clear interrupt flag: This instruction clears the interrupt flag. $IF \leftarrow 0$

⑦ STI: Set interrupt flag: This instruction sets the interrupt flag. $IF \leftarrow 1$

(II) String manipulation instructions: A string is a contiguous block of bytes or words and can be used to hold any type of data or information that will fit into bytes or words. There are numbers of operation performed with string. The 8086 microprocessor supports string instructions for string movement, scan, comparison, load and store.

(1) MOVS: Move String

MOVSB: Move String Byte $SI : 2A \rightarrow DI : 2E$

MOVSW: Move String Word $SI : 1000 \rightarrow DI : 7000$
The instruction MOVS transfers a byte or a word from the source string to the destination string. The source string must be in the data segment and destination string must be in extra segment. $SI + 16 \rightarrow DI + 16 = 7000$

The offset of the source byte or word must be placed in SI register, which is represented as DS:SI and the offset of the word must be in destination byte or word must be in DI register, which is represented as ES:DI. On the execution of this instruction, SI and DI register are automatically incremented by one to point next element of source and destination.

If direction flag is reset ($DF=0$), the register SI and DI will be incremented by one for byte move and incremented by two for word move.

If direction flag is set ($DF=1$), the register SI and DI will be decremented by one for byte move and decremented by two for word move.

The DS:SI and ES:DI registers must be loaded prior to the execution of MOVS instruction. Another way to move a byte or word string is by using implicit instruction MOVSB and MOVSW. The MOVS is used to transfer byte from source to destination and MOVSW is used to transfer word from source to destination. In multiple byte or word moves, the count must be provided in CX register which functions as counter.

From stack to stack $SI : 6796 \rightarrow DI : 1110 \rightarrow 0000$

From stack to memory $SI : 6796 \rightarrow 1000 \rightarrow DI : 1110$

From memory to stack $SI : 1000 \rightarrow DI : 6796$

Writing in SI reading through DI

Operation:

$ES:[DI] \leftarrow DS:[SI]$

- If byte movement
 - For $DF=0$: $SI \leftarrow SI+1$ and $DI \leftarrow DI+1$
 - For $DF=1$: $SI \leftarrow SI-1$ and $DI \leftarrow DI-1$
- If word movement
 - For $DF=0$: $SI \leftarrow SI+2$ and $DI \leftarrow DI+2$
 - For $DF=1$: $SI \leftarrow SI-2$ and $DI \leftarrow DI-2$

Example:

```

MOV AX, @DATA
MOV DS, AX
MOV ES, AX
CLD
MOV SI, OFFSET S-STRING
MOV DI, OFFSET D-STRING
A] MOVSB    ; If DF = 0, SI + DI = 20H, AX = 22H
B] MOVSW   ; If DF = 1, SI + DI = 20H, AX = 22H
C] MOVSW   ; If DF = 0, SI + DI = 20H, AX = 22H
            ; If DF = 1, SI + DI = 18H, AX = 22H
  
```

(2) LODS : Load string

LODSB : Load string byte

LODSW : Load string word

The instruction LODS transfers a byte or a word from the source string pointed by SI in DS to AL for bytes or AX for word. On execution of a string instruction, SI is automatically updated to point next element of the source string.

If $DF=0$, the register SI will be incremented by 1 for byte and incremented by 2 for word. If $DF=1$, the register SI will be decremented by 1 for byte and decremented by 2 for word.

In the instruction LODS, the source must be explicitly declared with either DB or with DW.

PAGE NO. 107
DATE: _____

Another way to load a byte or word string is by using implicit instruction LODSB and LODSW. The instruction LODSB is used to transfer a string byte from source to AL and LODSW is used to transfer a string word from source to AX. In multiple byte or word loads, the count must be loaded in CX register, which functions as a counter.

Operation: $AL \leftarrow DS:[SI]$ or $AX \leftarrow DS:[SI]$

- If byte movement: If $DF=0$, increment SI and $AL \leftarrow DS:[SI]$
- If word movement: If $DF=0$, increment SI by 2 and $AX \leftarrow DS:[SI]$
- For $DF=0$: $SI \leftarrow SI+1$ and $AL \leftarrow DS:[SI]$
- For $DF=1$: $SI \leftarrow SI-1$ and $AL \leftarrow DS:[SI]$
- If word movement: If $DF=0$, increment SI by 2 and $AX \leftarrow DS:[SI]$
- For $DF=0$: $SI \leftarrow SI+2$ and $AX \leftarrow DS:[SI]$
- For $DF=1$: $SI \leftarrow SI-2$ and $AX \leftarrow DS:[SI]$

Example:

```

MOV AX, @DATA
MOV DS, AX
MOV ES, AX
CLD
MOV SI, OFFSET S-STRING
JA [SI]
B] LODSB    ; If DF = 0, SI = 20H, AX = 22H
C] LODSW   ; If DF = 1, SI = 20H, AX = 22H
  
```

(3) STOS : store string
 STOSB : Store string byte
 STOSW : store string word

The instruction STOS transfers a byte or a word from the AL for byte and AX for word to destination string pointed by DI in ES. On execution of a string instruction, DI is automatically updated to point next element of the source string.

If DF=0, the register DI will be incremented by 1 for byte and increment by 2 for word. If DF=1, the register DI will be decremented by 1 for byte and decremented by 2 for word.

In the instruction STOS, the source must be explicitly declared either with DB or with DW. Another way to store a byte or word is by using implicit instruction STOSB and STOSW.

The STOSB is used to transfer a byte from AL to destination and the STOSW is used to transfer a word from AX to destination.

In multiple byte or word loads, the count must be loaded in CX register which functions as counter.

Operation:

If byte movement
 ES: [DI] \leftarrow AL
 For DF=0 DI \leftarrow DI + 1
 For DF=1 DI \leftarrow DI - 1

If word movement
 ES: [DI] \leftarrow AX
 For DF=0 DI \leftarrow DI + 2
 For DF=1 DI \leftarrow DI - 2

(4) Example: MOV AX, @DATA
 MOV DS, AX
 MOV ES, AX
 CLD
 MOV DI, OFFSET D-STRING
 AJ STOS D-STRING
 BJ STOSB
 CJ STOSW

CMPS : Compare strings (horizontal stringing)
 CMPSB : Compare string byte (horizontal stringing)
 CMPSW : Compare string word

The instruction CMPS compares a byte or a word in the source string with a byte or word in destination string. The source must be in data segment and destination must be in extra segment.

The offset of the source byte or a word must be placed in SI register which is represented as DS:SI and the offset of the destination byte or a word must be in DI register which is represented as FS:DI.

On the execution of this instruction, SI and DI registers are automatically incremented by 1 to point the next element of source and destination.

If DF=0, the SI and DI registers will be incremented by 1 for byte compare and incremented by 2 for word compare.

If DF=1, the SI and DI registers will be decremented by 1 for byte compare and decremented by 2 for word compare.

The DS:SI and FS:DI registers must be loaded prior to execution of CMPS instruction.

PAGE NO. 110

In the instruction CMPS, the source must be explicitly declared either with DB or DW. Another way to compare a byte or word string is by using implicit instruction CMPSB and CMPSW. The instruction CMPSB is used to compare a byte in source with destination and the instruction CMPSW is used to compare a word in source with destination.

In multiple byte or word compare, the count must be loaded in CX register which functions as counter.

Flags modified :- AF, CF, OF, PF, SF, ZF

Operations performed by the instructions :

- 1) If [destination string byte/word > source string byte/word] then CF = 0, ZF = 0, SF = 0
- 2) If [destination string byte/word < source string byte/word] then CF = 1, ZF = 0, SF = 1
- 3) If [destination string byte/word = source string byte/word] then CF = 0, ZF = 1, SF = 0

For byte comparison:

- 1) If DF = 0 then SI ← SI + 1, DI ← DI + 1
- 2) If DF = 1 then SI ← SI - 1, DI ← DI - 1

For word comparison:

- 1) If DF = 0 then SI ← SI + 2, DI ← DI + 2
- 2) If DF = 1 then SI ← SI - 2, DI ← DI - 2

Examples:

MOV AX, @DATA

MOV DS, AX

MOV ES, AX

CLD

MOV SI, OFFSET S-STRING

MOV DI, OFFSET D-STRING

A) CMPS S-STRING, D-STRING

B) CMPSB

C) CMPSW

PAGE NO. 111

(5) SCAS : Scan string
SCASB : Scan string byte AT 700, X7 VDM
SCASW : Scan string word X7, 22 LDM

The instruction SCAS scans a string byte or a word with a byte in AL and word AX. The destination string is pointed by DI in ES:SI AT 700, X7 VDM

On execution of string instruction, DI is automatically updated to point next element of the source string.

If DF=0, the DI register will be incremented by 1 for byte and incremented by 2 for word. If DF=1, the DI register will be decremented by 1 for byte and decremented by 2 for word.

In the instruction, CMPS the source must be explicitly declared either with DB or with DW. Another way to scan a byte or word in a string is by using implicit instruction SCASB and SCASW. The SCASB is used to scan a byte in a string and SCASW is used to scan a word in a string.

In multiple byte or word scan, the count must be loaded in CX register which functions as counter.

Flags modified :- AF, CF, OF, PF, SF, ZF

Operations performed by this instruction: VDM

- 1) If byte in AL or word in AX > destination string byte or word then CF = 0, ZF = 0, SF = 0
- 2) If byte in AL or word in AX < destination string byte or word then CF = 1, ZF = 0, SF = 1
- 3) If byte in AL or word in AX = destination string byte or word then CF = 0, ZF = 1, SF = 0

For byte scan:

- 1) If DF = 0 then DI ← DI + 1
- 2) If DF = 1 then DI ← DI - 1

For word scan:

- 1) If DF = 0 then DI ← DI + 2
- 2) If DF = 1 then DI ← DI - 2

Examples:

```

MOV AX, @DATA
MOV DS, AX
MOV ES, AX
CLD
MOV DI, OFFSET D-STRING
MOV AL, 'V'
A7 SCAS D-STRING
B7 SCASB
C7 SCASW
    
```

⑥ REP : Repeat

The instruction is used as a prefix instruction with the string instructions and interpreted as "repeat while not end of the string" [CX not equal to zero]. Count for repeat must be loaded in CX register.

Operation:

- 1 While CX ≠ 0
- 1] Execute string instruction
- 2] CX ← CX - 1

Examples:

```

MOV AX, @DATA
MOV DS, AX
MOV ES, AX
CLD
MOV CX, length of string
MOV SI, OFFSET S-STRING
MOV DI, OFFSET D-STRING
REP CMPSB or CMPSW
    
```

⑦ REPNE : Repeat while equal

- ⑧ REPZ : Repeat while zero**
The instruction is used as a prefix instruction with the string instructions and interpreted as "repeat while not end of the string and string equal" [CX not equal to zero and ZF = 1]. Count must be loaded in CX register.
- Assembler generates same machine code for the instruction REPZ and REPE.

Operation:

- 1 While CX ≠ 0 and ZF = 1
- 1] Execute string instruction
- 2] CX ← CX - 1

Examples:

```

MOV AX, @DATA
MOV DS, AX
MOV ES, AX
CLD
    
```

```

MOV CX, length of string
MOV SI, OFFSET S-STRING
MOV DI, OFFSET D-STRING
REPE CMPSB or CMPSW
    
```

NOTE: JE STR-EQU

STR-EQU : MOV AX, 01H

STR-EQU : MOV AX, 00H

⑨ REPNE : Repeat while not equal**REPNEZ : Repeat while not zero**

The instruction is used as a prefix instruction with the string instructions and interpreted as a "repeat while not end of the string and string not equal" [CX not equal to zero and ZF = 0]. Count for repeat must be loaded in CX register.

Assembler generates same machine code for REPNE and REPNEZ.

Operation:

- 1) Execute `sking` instruction in loop
- 2) $(CX \leftarrow CX - 1)$

Examples:

`MOV AX, @DATA`

`MOV DS, AX`

`MOV ES, AX`

`CLD`

`MOV CX, length of string`

`MOV SI, OFFSET S-STRING`

`MOV DI, OFFSET D-STRING`

`REPE CMPSB OR CMPSW AT @XA VOM`

`JNE NOT EQU`

STR-EQU: `MOV AX, 01H`

:

NOT-EQU: `MOV AX, 00H`

AAM

`AAD AT2-0 SHL/SAL CSABM SHR ROR`

ROL

`RCR W256-RCL A256-0 REPE`

Difference between RCR & RCL

- (Refer textbook)

`H(0-XA VDM : NOT EQU)`

`H(0-XA VDM : NOT-EQU)`