CSE 331 - Spring 2021

Homework 4 Report

Coşkun Hasan ŞALTU 1801042631

```
linitial begin
    $readmemb("C:/altera/13.1/mips32/simulation/modelsim/instructions.mem", _instruction_memory);
end
```

To read file you need to add file path!!!

```
a > 13.1 > mips32 > simulation > modelsim > = instructions.mem

0000000000000000000 //nop inst

00000010101000001 // add $4,$1,$2

0001100111000101 // addi $7,$4,5

0001000110000100 // addi $6,$zero,4

0011000101111111 // ori $5,$zero,1

01011000111111100 // beq $3,$4,-4

0000000000000000000 //nop inst
```

While reading the instructions, it is necessary to add one nop instruction at the beginning and one at the end!!!
-This is the shortcoming of the project.

The project can perform all the operations given in the pdf.(r_type,addi,ori,beq,bneq,slti....)

1. Explanation of Moduls and Project

and4:This module gets two 4-bit input and give the answer of and operation of two input.

and32:This module gets two 32-bit input and give the answer of and operation of two input. This module use and4 module 8 times.

or4:This module gets two 4-bit input and give the answer of or operation of two input.

or32:This module gets two 32-bit input and give the answer of or operation of two input. This module use **or4** module 8 times.

xor4:This module gets two 4-bit input and give the answer of xor operation of two input.

xor32:This module gets two 32-bit input and give the answer of xor operation of two input. This module

use xor4 module 8 times.

nor4:This module gets two 4-bit input and give the answer of nor operation of two input.

nor32:This module gets two 32-bit input and give the answer of nor operation of two input. This module use nor4 module 8 times.

not4: This module gets two 4-bit input and give the answer of not operation of two input.

not32:This module gets two 32-bit input and give the answer of not operation of two input. This module use **not4** module 8 times.

and32_4_numbers: This module gets 4 32-bit input and give the answer of and operation of four input. This module use and32 module 3 times.

or32_8_numbers:This module gets 8 32-bit input and give the answer of or operation of eight input. This module use **or32** module 7 times.

full_adder:This module gets two 1-bit input and give the answer of add operation of two input.

_4bit_adder:This module gets two 4-bit input and give the answer of add operation of two input. This module use **full_adder** module 4 times.

_32bit_adder:This module gets two 32-bit input and give the answer of add operation of two input. This module use **_4bit_adder** module 8 times.

_32bit_subtracter:This module gets two 32-bit input and give the answer of substract operation of two input. This module gets negative of second number using **xor32** module and **_32bit_adder** module. After that, it add two numbers.

slt_32:This module gets two 32-bit input and give the answer of set less than operation of two input. This module subtract second input from first input using **_32bit_subtracter**. Than, it decide that's operation using most significant bit of substraction operation.

number 1 to 32:This module gets two 1-bit input and it gives 32-bit version of this number.

m81:This module gets eight 32-bit input and 3-bit select input.It chooses true input using select inputs. Firstly, this module find 32-bit version of select inputs using number_1_to_32. Secondly, it find not of this select inputs using not_32. Finally it decide answer using and32_4_numbers and or32_8_numbers.

m21:This module gets two 32-bit input and 1-bit select input.It chooses true input using select inputs.

alu32:This module is main module. It gets two 32-bit number, one carry_in, 3-bit select and it gives one 32-bir output and carry_out. This module calculate ADD, XOR, SUB, MULT, SLT, NOR, AND, OR operation respectively. Finally, this decides true output using **m81** module.

Test of alu32

Second Test

control_unit:This module gets 1 4-bit opcode input.It gives signals which are needed. (RegW,RegDst,Memtoreg,Branch,MR,MW,AluSrc and 3-bit aluop)

Test of control unit

```
# Time= 0,0pcode=0000,RegW=1,ALUSrc=0,RegDest=1,MemtoReg=0, MR=0, MW=0, Branch:0,ALUOp:100
# Time=100,Opcode=0001,RegW=1,ALUSrc=1,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:0,ALUOp:000
# Time=200,Opcode=0010,RegW=1,ALUSrc=1,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:0,ALUOp:001
# Time=300,Opcode=0011,RegW=1,ALUSrc=1,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:0,ALUOp:111
# Time=400,Opcode=0100,RegW=1,ALUSrc=1,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:0,ALUOp:011
# Time=500,Opcode=0101,RegW=0,ALUSrc=0,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:1,ALUOp:010
# Time=600,Opcode=0110,RegW=0,ALUSrc=0,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:1,ALUOp:010
# Time=700,Opcode=0111,RegW=1,ALUSrc=1,RegDest=0,MemtoReg=0, MR=0, MW=0, Branch:0,ALUOp:101
# Time=800,Opcode=1000,RegW=1,ALUSrc=1,RegDest=0,MemtoReg=1, MR=1, MW=0, Branch:0,ALUOp:000
# Time=900,Opcode=1001,RegW=0,ALUSrc=1,RegDest=0,MemtoReg=1, MR=1, MW=0, Branch:0,ALUOp:000
```

alu_control:This module gets one 3-bit func and one 3-bit aluop.It gives select input of alu.Alu32 takes select input from this module.

Test of alu control

```
# Time= 0,ALUOp:000,Func:xxx,Select:000
# Time=100,ALUOp:011,Func:xxx,Select:110
# Time=200,ALUOp:111,Func:xxx,Select:111
# Time=300,ALUOp:011,Func:xxx,Select:101
# Time=400,ALUOp:010,Func:xxx,Select:010
# Time=600,ALUOp:101,Func:xxx,Select:100
# Time=700,ALUOp:000,Func:xxx,Select:100
# Time=900,ALUOp:100,Func:000,Select:110
# Time=1000,ALUOp:100,Func:010,Select:000
# Time=1100,ALUOp:100,Func:011,Select:010
# Time=1200,ALUOp:100,Func:011,Select:011
# Time=1300,ALUOp:100,Func:101,Select:101
# Time=1400,ALUOp:100,Func:101,Select:101
```

sign_ext:This module takes 6-bit immediate bit and gives 32-bit version of immediates bit.

Test of sign ext

register:This module takes two 3-bit register address which read.It reads content of register from file using these register address.It takes 3-bit another register addres which wroten.It takes 32-bit writedata and one 1-bit signal.If the signal is 1,it write the 32-bit data to register which taken address.

data_memory:This module takes two 1-bit signal,mw and mr.This module takes one 32-bit addres and if mr signal is 1,it gives 32-bit data from memory using this addres.Also,it takes 32-bit writedata.If mw signal is 1,it write 32-bit data to memory.

Test data memory

instruction_memory:This module takes 32-bit address(program counter) and it gives 16-bit instruction from instructions.mem file.

Test instruction memory

mips_32:This module is main module of project.It divide the instruction and send to needed components.

Test All instructions

```
00000000000000000 //nop inst
0000001010100001 // add $4,$1,$2
0000011010110000 // and $6,$3,$2
0000001010111010 // sub $7,$1,$2
0000111010111011 // xor $7,$7,$2
0000011010110100 // nor $6,$1,$2
0000011010110101 // or $6,$1,$2
0001000110000100 // addi $6,$zero,4
0010000110000100 // andi $6,$zero,4
0011001101111111 // ori $5,$1,1
0100000101000000 // nori $5,$zero,0
0101100011111100 // beq $3,$4,-4
0110110011000101 // bneq $6,$4,5
0111100011111100 // slti $3,$4,-4
1000100011111100 // lw $3,$4,-4
10011000111111100 // sw $3,$4,-4
00000000000000000 //nop inst
```

0000001010100001 // add \$4,\$1,\$2

0000001010100001 // add \$4,\$1,\$2
clock:0,Instruction: 0000001010100001 cFC:000000000000000000000000000000000000
000001101010000 // and \$6,\$3,\$2
clock:0,Instruction: 0000011011010000 cPC:000000000000000000000000000000000000
0000001010111010 // sub \$7,\$1,\$2
clock:0,Instruction: 0000001010111010 cPC:0000000000000000000000001,Opcode:0000,AluOP:100,Select:010,Rs:001,Rt:010,Rd:111,Func:010 ALUResult:1
clock:0,Instruction: 0000111010111011
cPC:000000000000000000000000000000000000
000001101010100 // nor \$6,\$1,\$2
clock:0,Instruction: 0000011010110100 cPC:000000000000000000000000101,Opcode:0000,AluOP:100,Select:101,Rs:011,Rt:010,Rd:110,Func:100 ALUResult:111111111111111111111111111111111111
0000011010110101 // or \$6,\$1,\$2
clock:0,Instruction: 0000011010110101 cPC:000000000000000000000000000000000000
0001000110000100 // addi \$6,\$zero,4
clock :0,Instruction: 0001000110000100 cPC:0000000000000000000000000011,Opcode:0001,AluOP:000,Select:000,Rs:000,Rt:110,Rd:000,Func:100 ALUResult:000000000000000000000000000000000000
0010000110000100 // andi \$6,\$zero,4
clock:0,Instruction: 0010000110000100
0011001101111111 // ori \$5,\$1,1
clock :0,Instruction: 001100110111111 cPC:000000000000000000000000000000000000
0100000101000000 // nori \$5,\$zero,0
clock :0,Instruction: 0100000101000000 cpc:00000000000000000000000001110,Opcode:0100,AluOp:011,Select:101,Rs:000,Rt:101,Rd:000,Func:000 ALUResult:111111111111111111111111111111111111
0101100011111100 // beq \$3,\$4,-4
clock:0,Instruction: 0101100011111100 cPC:00000000000000000000000011,Opcode:0101,AluOP:010,Select:010,Rs:100,Rt:011,Rd:111,Func:100 ALUResult:000000000000000000000000000000000000
0110110011000101 // bneq \$6,\$4,5
clock:0,Instruction: 0001000110000100 cPC:00000000000000000000000011,Opcode:0001,AluOP:000,Select:000,Rs:000,Rt:110,Rd:000,Func:100 ALUResult:000000000000000000000000000000000000
0111100011111100 // slti \$3,\$4,-4
<pre>clock :0,Instruction: 0010000110000100 cPC:000000000000000000000000000000000000</pre>
10001000111111100 // lw \$3,\$4,-4
clock:10,instruction: 0011001101111111 cPC:0000000000000000000000001,Opcode:0011,Alu0P:111,Select:111,Rs:001,Rt:101,Rd:111,Func:111 AUDResult:111111111111111111111111111111111111
1001100011111100 // sw \$3,\$4,-4

