## REGENT EDUCATION & RESEARCH FOUNDATION

**GROUP OF INSTITUTIONS** 



NAME: PRITOM PHUL

ROLL NO: 26300322042

DEPARTMENT: FCE

REGISTRATION NUMBER: 2226301 20396

SEMESTER: ATH YEAR: QND

SUBJECT: Analog Flectornies

ASSIGNMENT: ASSIGNMENT-1

What adie the advantages of ReDiesentation of crain in Decibers (dB)

> Logadithmatic scale is Polestowied over linear scale to steppiesent voltage & Power gains because of the following seasons:-

- •In mulistage amplishers, it permits to add individual gains of the stages to calculate overlan gain.
- · It allows us to denote, both vert small as well as vert ladge quantities as linear scale by considerably small sistures.

Foot example, voltage gain of 0.0000001 can be de-Potesented as - 140 olb & voltage gain of 1,00,000 can be Depotesented as 100 olb.

- Many times output of the amplified is sed to louds Peakers to Psubluce sound which is deceived by human east. It is important to note that the east nestonds to the sound intensifies on a Psupotional obt logability mentic scale trathest than linear scale. Thus used all unit is more appropriate son depresentation of amplified gains.

D Haw a hous-wave nectisien cinemit with Caraciton sinten




Fig: Half wave dectified cident with capaciton filter

2

The opp waveform of a hour-wave dechined is a Pulsating De waveform. Firstons in a half wave dechined able used to totans form the Pulsating waveform into constant De waveforms. A capacitod out om inductor can be used as a sinter.

The circuit diagram above shows how a capacitive sinter is used with half wave reetisier to smoothen out a pulsating be wovesorm into a constant be wavesorm.

D'How a common Emitted Amplisien cincuit & explain its cincuit operation.




Fig: - F common emitted Amplified Cideuit

A signor is applied across the emitted base junction, the solvated bias across this junction, the solvated bias across this junction increases alwains the upper hous-cycle. This leads to as increase inthe flow of electrons from the emitted to a collector through the base hence increases the collector curvicent. The increasing collector curvatent makes more voltage observacious the

re 🕺

3

Onector road Acsistant Re. The negative hour creve decreases the sonward bias voltage across the emitter base junction.

what is a-roint & De load line? write dissement type os biasing axrangement is used in BIT circuits.


=) a point ou the operating point of a device also known as a dies point, ou quiestent point is the steady-state DC voltage of current at a specified terminal of an active device such as a diode of transistor with no input signal applied.


The De load line is the load line of the De equivalent circuit, desined by reducing the reactive compound to zero


-3 5 disservent Aspes of Liusing addrangements is used in BJT cincuits,

- i) Fixed bias,
- ii) collector to have bias
- iii) Fixed bias with emitted resistant.
- in) voltage devided bias or potential bias
  - v) Emitted bius.

is phase dissemence between input and output signary







In this kind of ominister, the input signal applied at the base of the tolansistan in stage 1 (a) is amplified and appears at its collection terminal with a phase shift of 180°.

what is ripple sactory write the expression of ripple sactor of harswave rechisier circuit.

=) The Hippie factor is desined as the Hatio of the RMS value of the component of the contrad voltage to the average value of the output voltage. It lower Hippie factor indicates a smoother de voltage output with less He voltage Hippie.

Mathematicalit, the diffle factor can be expressed cs:

of the output voltage and Vole is the average value of the output voltage

- Heisitson swow kent of mouse meetisien:

From the sommula of diffle sacrod, we know that  $9(=\sqrt{\frac{V_{olms}}{V_{olc}}})^2-1$ 

Reasurenging the above equation, we get the sipple


sactor of harfware deedisien as:



current gain.

=>

7)



Let, we have a Darnington emitter sonover circuit with a stock transistor (01) having a current fain of 100 and a second transistant (02) having a current gain of 200. using the sommula, we can calculate the current gain of the Darnington Pairi:

Cuswent gain= 
$$131 \times 132 \times (31 + 32 + 1)$$
  
=  $100 \times 200 \times (100 + 200 + 1)$   
= 6,060,000

Theresone, the current gain of the Darnington emitter follower circuit is 6,060,000. where BI & B2 are the current gains of the individual Iransistary in the Darnington Pair.

In an amplified of common Emitted consignation estimate cuscolend crain.

=> IN a common emitted consignation, the input signar is applied to the base terminal, and the output is taken from the collected terminal. The emitted terminal is connected to common ground.

the cusiverent gain of a common emitted amplified con be estimated using the sollowing solumina.

in collector curvient, and AIL is the change in Lase

IN a common emitted consistantion, the collected current

Where B is the common emitter current gain on hise of the transistant.

Theoresone, the current gain of a common emitted amilyes can be estimated as:

$$H! = 13$$

$$H! = 12$$

$$H! = 12$$

so, the curvient fain of a common emitted amplished is approximated equal to the curvent gain of the transistor in the Circuit which is typically between to to too for most transistors.

9)

IN a voltage divided bias circuit, determine the corrector current (Ie) and collector emitted voltage. Assume  $V_{BE}=0.65 \text{ V}$  and P=60,  $V_{CC}=1.5\text{ V}$ ,  $P_{1}=10\text{ K}\Omega$ ,  $P_{2}=4.7\text{ K}\Omega$ ,  $P_{C}=500\Omega$  and  $P_{E}=350\Omega$ .

=> Criven cincuit,




Fig: voitage deviden blus cincuit

Ster-1 Find vB (Pase voltage)

we know that,

:. VB = 15 V × 4.7 K. ~ /(OK2+4.7 KA) = 5.14 V

wexnew thank.

$$I_B = (V_B - V_{BE})/R_E$$
  
:.  $I_B = (5.14 V - 0.65 V)/350 \Omega = 12.11 MH$ 

ster-3 calculate Te (Collector current) we know that,

Ic= BxIn

:. Ic = 60 × 12.11 mA = 726.6 mA

AW

carculate voltage dour across corrector resistor,

Ve= VCC - Ie XRe

= 154 - 7266 MA x 500-2 = 8.66V

5 tel-5 calculate Ver (collector - emitted voltage) we know that,

NGE = NG - NBE

:. Ve E = 8.66 V -0.65 V = 8.01 V Ans

Theoresone, the Collector curvement is 726.6 mfl and the Checkon-emitten voltage is 8.01 v.

In a amplisient of common Emitted consignifications estimate voltage gain.

=> A common emitted amplified is a type of transistant omplished that uses on NPN Advansistant in the common emitted consignation. The voltage gain of a common emitted amplisient can be estimated using the sollowing somula:

Av = -gm x Re

where Hv is the voltage gain, gm is the transconduchance of the Asiansis Loss, and Re is the collected Resistance.

The Adamsconductance of the Adamsistati depends on the Physical Properties and can be found in its datasheed. Assuming a Affical NPN Dipolar Adamsistati with a Adamsconductance of 0.05 A/V, and a conjector Resistance of 1KD, we can estimate the voltage fair of:

Hv= -0.05 H/V x1 KA = -50

Thestesone, the estimated voltage gain of the common emitted amplished is -50, meaning the output voltage is invested and amplished by a sactost of 50 compasted to the input voltage.

In conclusion, the voltage gain of a common emitted amplished con be estimated using the soumula Hv=-gm xRc, and the actual voltage gain may vally detending on the specific properties of the transistant and the cincuit design.