UNIT - III

CPU control unit design: Instruction Codes - Computer Registers - Computer Instructions - Timing and Control - Instruction Cycle - Memory-Reference Instructions - Input-Output and Interrupt - Design of Basic Computer - Design of Accumulator Logic.

Microprogrammed Control: Control Memory - Address Sequencing- Microprogram Example - Design of Control Unit. Pipelining: Basic Concept - Pipeline Organization - Pipelining Issues — Data Dependencies - Memory Delays- Branch Delays - Superscalar Operation - Pipelining in CISC Processors.

Parallel Processors: Hardware Multithreading - Vector (SIMD) Processing - Cache Coherence

CPU control unit design

- There are two major types of control organization: hardwired control and microprogrammed control.
- In the hardwired organization, the control logic is implemented with gates, flip-flops, decoders, and other digital circuits. It has the advantage that it can be optimized to produce a fast mode of operation.
- A hardwired control, as the name implies, requires changes in the wiring among the various components if the design has to be modified or changed.
- In the microprogrammed organization, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperations.
- In the microprogrammed control, any required changes or modifications can be done by updating the microprogram in control memory.


Instruction Codes

- User of a computer can control the process by means of a program.
- A *program* is a set of instructions that specify the operations, operands, and the processing sequence.
- A *computer instruction* is a binary code that specifies a sequence of micro-operations for the computer.
- Each computer has its unique instruction set. Instruction codes and data are stored in memory.
- Computer reads each instruction from memory and places it in a control register
- Control unit interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of micro-operations

☐Instruction code is a group of bits that instructs the computer to perform a specific operation (sequence of microoperations).
□Operation code of an instruction is a group of bits that defines certain operations such as add, subtract, shift, and complement.
□Number of bits required for the operation code depends on the total number of operations available in the computer
$\square 2^n (\text{or little less})$ distinct operations \square n bit operation code

Stored Program Organization


- □Instruction code is usually divided into operation code, operand address, addressing mode, etc.
- □Simplest way to organize a computer is to have one processor register (accumulator AC) and an instruction code format with two parts (op code, address)



ADDRESSING MODES

Direct address: the address in memory of the data to use (the address of the operand)

Indirect address: the address in memory of the address in memory of the data to use



PROCESSOR REGISTERS

- □Processor has many registers to hold instructions, addresses, data, etc
- □Processor has a register, the Program Counter (PC) that holds the memory address of the next instruction
- □Since the memory in the Basic Computer only has 4096 locations, the PC only needs 12 bits
- □In a direct or indirect addressing, the processor needs to keep track of what locations in memory it is addressing: The Address Register (AR) is used for this and the AR is a 12 bit register in the Basic Computer
- □When an operand is found, using either direct or indirect addressing, it is placed in the Data Register (DR). The processor then uses this value as data for its operation
- ☐Basic Computer has a single general purpose register the Accumulator (AC)

The significance of a general purpose register is that it can be used for loading operands and storing results

e.g. load AC with the contents of a specific memory location; store the contents of AC into a specified memory location

□Often a processor will need a scratch register to store intermediate results or other temporary data; in the Basic Computer this is the *Temporary Register* (TR)

☐Basic Computer uses a very simple model of input/output (I/O) operations


□Input devices are considered to send 8 bits of character data to the processor

☐ The processor can send 8 bits of character data to output devices

□Input Register (INPR) holds an 8 bit character gotten from an input device

☐Output Register (OUTR) holds an 8 bit character to be send to an output device

Registers in the Basic Computer




List of BC Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processor register
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character

COMMON BUS SYSTEM

The registers in the Basic Computer are connected using a bus
This gives a savings in circuitry over complete connections between registers



S2 S1	S ₀	Register
0 0	0	X
0 0	1	AR
0 1	0	PC
0 1	1	DR
1 0	0	AC
1 0	1	IR
1 1	0	TR
1 1	1	Memory

- Three control lines, S_2 , S_1 , and S_0 control which register the bus selects as its input
- Either one of the registers will have its load signal activated, or the memory will have its read signal activate will determine where the data from the bus gets loaded
- 12-bit registers, AR and PC, have 0's loaded onto the bus in the high order
 4 bit positions
- When the 8-bit register OUTR is loaded from the bus, the data comes from the low order 8 bits on the bus

Computer Instructions

Basic Computer Instruction code format

Memory-Reference Instructions (OP-code = 000 ~ 110)

Register-Reference Instructions (OP-code = 111, I = 0)

15			12	11	0
0	1	1	1	Register operation	

Input-Output Instructions

(OP-code =111, I = 1)

15			12	11 0
1	1	1	1	I/O operation

	Hex	Code				
Symbol	1=0	1=1	Description			
AND	0xxx	8xxx	AND memory word to AC			
ADD	1xxx	9xxx	Add memory word to AC			
LDA	2xxx	Axxx	Load AC from memory			
STA	3xxx	BXXX	Store content of AC into memory			
BUN	4xxx	CXXX	Branch unconditionally			
BSA	5xxx	Dxxx	Branch and save return address			
ISZ	6xxx	Exxx	Increment and skip if zero			
CLA	78	00	Clear AC			
CLE	74		Clear E			
CMA	72	7.70	Complement AC			
CME	71	7.70	Complement E			
CIR	70	Table 1	Circulate right AC and E			
CIL	7040		Circulate left AC and E			
INC	7020		Increment AC			
SPA	70	10	Skip next instr. if AC is positive			
SNA	70	08	Skip next instr. if AC is negative			
SZA	70	04	Skip next instr. if AC is zero			
SZE	70	02	Skip next instr. if E is zero			
HLT	70	01	Halt computer			
INP	F8	00	Input character to AC			
OUT	F400		Output character from AC			
SKI	F200		Skip on input flag			
SKO	F1	00	Skip on output flag			
ION	F0	80	Interrupt on			
IOF	F0	40	Interrupt off			

INSTRUCTION SET COMPLETENESS

Set of instructions using which user can construct machine language programs to evaluate any computable function.

Instruction Types

Functional Instructions

- Arithmetic, logic, and shift instructions
- ADD, CMA, INC, CIR, CIL, AND, CLA (other than ADD/AND?)

Transfer Instructions

- Data transfers between the main memory and the processor registers
 - LDA, STA

Control Instructions

- Program sequencing and control
- BUN, BSA, ISZ

Input/Output Instructions

- Input and output
- INP, OUT

CONTROL UNIT

Control unit (CU) of a processor translates from machine instructions to the control signals (for the microoperations) that implement them.

Control units are implemented in one of two ways

Hardwired Control


CU is made up of sequential and combinational circuits to generate the control signals

Microprogrammed Control

A control memory on the processor contains microprograms that activate the necessary control signals

We will consider a hardwired implementation of the control unit for the Basic Computer

TIMING AND CONTROL




Hardwired Control Organization

TIMING SIGNALS

Generated by 4-bit sequence counter and 4×16 decoder

- The SC can be incremented or cleared.

- Example: T_0 , T_1 , T_2 , T_3 , T_4 , T_0 , T_1 , . . . Assume: At time T_4 , SC is cleared to 0 if decoder output D3 is active.



INSTRUCTION CYCLE

Basic Computer, a machine instruction is executed in the following cycle

- 1. Fetch an instruction from memory
- 2. Decode the instruction and calculate effective address (EA)
- 3. Read the EA from memory if the instruction has an indirect address (Fetch operand)
- 4. Execute the instruction

After an instruction is executed, the cycle starts again at step 1, for the next instruction


Note: Every different processor has its own (different) instruction cycle

FETCH and DECODE


T0: AR \leftarrow PC $(S_2S_1S_0=010, T0=1)$

T1: $IR \leftarrow M [AR], PC \leftarrow PC + 1 (S_2S_1S_0=111, T1=1)$

T2: D0, . . . , D7 \leftarrow Decode IR(12-14), ÅR \leftarrow IR(0-11), I \leftarrow IR(15)



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: AR ← M[AR]

D'7l'T3: Nothing

D7l'T3: Execute a register-reference instr.

D7IT3: Execute an input-output instr.

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in b₀ ~ b₁₁ of IR
- Execution starts with timing signal T₃

$$r = D_7 I'T_3 => Register Reference Instruction Bi = IR(i), i=0,1,2,...,11$$

	r:	SC ← 0
CLA	rB ₁₁ :	AC ← 0
CLE	rB ₁₀ :	E ← 0
CMA	rB ₉ :	AC ← AC'
CME	rB ₈ :	E ← E'
CIR	rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB ₅ :	AC ← AC + 1
SPA	rB ₄ :	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB ₃ :	if (AC(15) = 1) then (PC ← PC+1)
SZA	rB ₂ :	if (AC = 0) then (PC ← PC+1)
SZE	rB ₁ :	if (E = 0) then (PC ← PC+1)
HLT	rB ₀ :	S ← 0 (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D_0	$AC \leftarrow AC \land M[AR]$
ADD	D ₁	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D ₂	AC ← M[AR]
STA	D_3	M[AR] ← AC
BUN	D_4	PC ← AR
BSA	D_5	M[AR] ← PC, PC ← AR + 1
ISZ	D_6	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

Effective address of the instruction is in AR and was placed there during timing signal T_2 , when I = 0, or during timing signal T_3 , when I = 1.

- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T_{Δ}

AND to AC

$$D_0T_4$$
: DR \leftarrow M[AR] Read operand D_0T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0 AND with AC ADD to AC D_1T_4 : DR \leftarrow M[AR] Read operand

 $D_1^T T_5^T$: AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry

in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC


STA: Store AC

 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 $D_{A}T_{A}$: PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address



MEMORY REFERENCE INSTRUCTIONS

BSA:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1

 $D_5^T T_5^T$: $PC \leftarrow AR, SC \leftarrow 0$


ISZ: Increment and Skip-if-Zero

 D_6T_4 : DR \leftarrow M[AR]

 $D_6^{"}T_5^{"}$: DR \leftarrow DR + 1


 $D_6 T_4$: M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS



INPUT-OUTPUT AND INTERRUPT


Input-Output Configuration



INPR Input register - 8 bits
OUTR Output register - 8 bits
FGI Input flag - 1 bit
FGO Output flag - 1 bit
IEN Interrupt enable - 1 bit

- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER



INPUT-OUTPUT INSTRUCTIONS

$$D_7IT_3 = p$$

 $IR(i) = B_i$, $i = 6, ..., 11$

	p:	SC ← 0	Clear SC
INP	pB ₁₁ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char, to AC
OUT	The Court of the C	OUTR \leftarrow AC(0-7), FGO \leftarrow 0	Output char, from AC
SKI	pB ₉ :	if(FGI = 1) then (PC ← PC + 1)	Skip on input flag
SKO	pB ₈ :	if(FGO = 1) then (PC ← PC + 1)	Skip on output flag
ION	pB7:	IÈN ←1	Interrupt enable on
IOF	pB ₆ :	IEN ← 0	Interrupt enable off

PROGRAM-CONTROLLED INPUT/OUTPUT

- •Program-controlled I/O
 - Continuous CPU involvement
 - I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

LOOP SKI DEV
BUN LOOP
INP DEV


Output

LDA DATA
LOOP SKO DEV
BUN LOOP
OUT DEV

INTERRUPT INITIATED INPUT/OUTPUT

- Open communication only when some data has to be passed --> *interrupt*.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- * IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted


FLOWCHART FOR INTERRUPT CYCLE




The interrupt cycle is a HW implementation of a branch and save return address operation.

- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE





Register Transfer Statements for Interrupt Cycle

- R F/F
$$\leftarrow$$
 1 if IEN (FGI + FGO)T₀'T₁'T₂'
 \Leftrightarrow T₀'T₁'T₂' (IEN)(FGI + FGO): R \leftarrow 1

- The fetch and decode phases of the instruction cycle must be modified \square Replace T_0 , T_1 , T_2 with $R'T_0$, $R'T_1$, $R'T_2$
- The interrupt cycle:


$$RT_0$$
: $AR \leftarrow 0$, $TR \leftarrow PC$

$$RT_1$$
: $M[AR] \leftarrow TR, PC \leftarrow 0$

RT₂:
$$PC \leftarrow PC + 1$$
, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

COMPLETE COMPUTER DESCRIPTION

Flowchart of Operations



COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Fetch
                            R'T<sub>0</sub>:
                                                     AR ← PC
                            R'T1:
                                                     IR \leftarrow M[AR], PC \leftarrow PC + 1
Decode
                            R'T2:
                                                      D0, ..., D7 ← Decode IR(12~14),
                                                                    AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
Indirect
                            D7'IT3:
                                                     AR ← M[AR]
Interrupt
       T_0'T_1'T_2'(IEN)(FGI + FGO):
                                                     R ← 1
                                                     AR ← 0. TR ← PC
                             RT<sub>0</sub>:
                             RT<sub>1</sub>:
                                                     M[AR] ← TR, PC ← 0
                                                     PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                            RT2:
Memory-Reference
   AND
                            D_0T_4:
                                                     DR \leftarrow M[AR]
                            D<sub>0</sub>T<sub>5</sub>:
                                                     AC ← AC ∧ DR, SC ← 0
   ADD
                            D<sub>1</sub>T<sub>4</sub>:
                                                     DR \leftarrow M[AR]
                            D<sub>1</sub>T<sub>5</sub>:
                                                     AC ← AC + DR, E ← Cout, SC ← 0
   LDA
                                                     DR \leftarrow M[AR]
                            D<sub>2</sub>T<sub>4</sub>:
                            D<sub>2</sub>T<sub>5</sub>:
                                                     AC ← DR. SC ← 0
                            D<sub>3</sub>T<sub>4</sub>:
                                                     M[AR] \leftarrow AC, SC \leftarrow 0
   STA
   BUN
                            D<sub>4</sub>T<sub>4</sub>:
                                                     PC ← AR, SC ← 0
                                                     M[AR] \leftarrow PC, AR \leftarrow AR + 1
   BSA
                            D<sub>5</sub>T<sub>4</sub>:
                            D<sub>5</sub>T<sub>5</sub>:
                                                     PC ← AR, SC ← 0
   ISZ
                            D<sub>6</sub>T<sub>4</sub>:
                                                     DR \leftarrow M[AR]
                                                      DR ← DR + 1
                            D<sub>6</sub>T<sub>5</sub>:
                                                      M[AR] \leftarrow DR, if(DR=0) then (PC \leftarrow PC + 1).
                            D<sub>6</sub>T<sub>6</sub>:
                                                      SC ← 0
```

COMPLETE COMPUTER DESCRIPTION

Microoperations

```
Register-Reference
                     D_7 I' T_3 = r
                                       (Common to all register-reference instr)
                                       (i = 0, 1, 2, ..., 11)
                     IR(i) = B_i
                                       SC ← 0
                       r:
  CLA
                       rB11:
                                   AC ← 0
  CLE
                                       E ← 0
                       rB<sub>10</sub>:
                                      AC ← AC'
  CMA
                       rB<sub>9</sub>:
  CME
                       rBg:
                                      E ← E'
  CIR
                       rB7:
                               AC \leftarrow shrAC, AC(15) \leftarrow E, E \leftarrow AC(0)
  CIL
                       rB<sub>6</sub>:
                                       AC \leftarrow ShIAC, AC(0) \leftarrow E, E \leftarrow AC(15)
  INC
                                      AC ← AC +1
                       rB<sub>5</sub>:
  SPA
                       rB₄:
                                       If (AC(15) = 0) then (PC \leftarrow PC + 1)
                                       If (AC(15) = 1) then (PC \leftarrow PC + 1)
  SNA
                       rB<sub>3</sub>:
  SZA
                                       If(AC = 0) then (PC \leftarrow PC + 1)
                       rB2:
  SZE
                                       If (E=0) then (PC \leftarrow PC + 1)
                       rB<sub>1</sub>:
                                       S ← 0
  HLT
                       rBo:
                                       (Common to all input-output instructions)
Input-Output
                     D_7 | T_3 = p
                                       (i = 6.7.8.9.10.11)
                      IR(i) = B_i
                                       SC \leftarrow 0
                       p:
                       pB<sub>11</sub>:
  INP
                                       AC(0-7) \leftarrow INPR, FGI \leftarrow 0
                                       OUTR \leftarrow AC(0-7), FGO \leftarrow 0
  OUT
                       pB<sub>10</sub>:
                                       If(FGI=1) then (PC ←PC + 1)
  SKI
                       pB<sub>9</sub>:
                                       If(FGO=1) then (PC \leftarrow PC + 1)
  SKO
                       pBg:
  ION
                                       IEN ← 1
                       pB7:
  IOF
                       pB<sub>6</sub>:
                                       IEN ← 0
```

DESIGN OF BASIC COMPUTER(BC)

Hardware Components of BC

A memory unit: 4096 x 16.

Registers:

AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC

Flip-Flops(Status):

I, S, E, R, IEN, FGI, and FGO

Decoders: a 3x8 Opcode decoder

a 4x16 timing decoder

Common bus: 16 bits

Control logic gates:

Adder and Logic circuit: Connected to AC


Control Logic Gates

- Input Controls of the nine registers
- Read and Write Controls of memory
- Set, Clear, or Complement Controls of the flip-flops
- S₂, S₁, S₀ Controls to select a register for the bus
- AC, and Adder and Logic circuit

CONTROL OF REGISTERS AND MEMORY

Address Register; AR

Scan all of the register transfer statements that change the content of AR:



CONTROL OF FLAGS


IEN: Interrupt Enable Flag

pB₇: IEN ← 1 (I/O Instruction)


 pB_6 : IEN $\leftarrow 0$ (I/O Instruction)

 RT_2 : $IEN \leftarrow 0$ (Interrupt)

 $p = D_7IT_3$ (Input/Output Instruction)




CONTROL OF COMMON BUS




x 1	x2	x3	x4	x5	x6	x 7	S2	S1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

x1 for placing AR onto bus




DESIGN OF ACCUMULATOR LOGIC



All the statements that change the content of AC

D_0T_5 :	$AC \leftarrow AC \land DR$	AND with DR
D ₁ T ₅ :	AC ← AC + DR	Add with DR
D, T5:	AC ← DR	Transfer from DR
pB ₁₁ :	$AC(0-7) \leftarrow INPR$	Transfer from INPR
rB ₉ :	AC ← AC'	Complement
rB ₇ :	$AC \leftarrow shrAC, AC(15) \leftarrow E$	Shift right
rB ₆ :	$AC \leftarrow shlAC, AC(0) \leftarrow E$	Shift left
rB ₁₁ :	AC ← 0	Clear
rB ₅ :	AC ← AC +1	Increment
6000		2

CONTROL OF AC REGISTER



ALU (Adder & Logic Circuits)

