

**EE533 NETWORK PROCESSOR DESIGN &
PROGRAMMING**

LAB#2: Xilinx ISE 10.1 SCHEMATIC (32-BIT ALU)

Instructor: Prof. Young Cho, PhD

**CREATED AND COMPILED BY:
SARTHAK JAIN**

(MS EE, UNIVERSITY OF SOUTHERN CALIFORNIA)

GITHUB LINK FOR MY REPOSITORY:

You'll find all the codes and the executables on this repository.

<https://github.com/SARTHAK-JAIN-ASIC/EE533/tree/main/LAB2>



We first start with a one-bit adder

Shown for all subsequent circuits is:


1. Circuit
2. Testbench waveform
3. Actual simulation waveform

EE533 LAB2

1. ONE BIT ADDER






EE533 LAB2






EE533 LAB2

2. I then turned this adder into a SYMBOL and utilized it to make an 8-bit combinational adder




EE533 LAB2

3. Finally, I made use of 8 bit FFs to turn my combinational adder into a synchronous one




EE533 LAB2


4. Next was to turn my 8-bit adder into a 32-bit one. As follows:



EE533 LAB2





SYMBOL FOR THE SAME:





EE533 LAB2



5. Next I wanted to create a **32-bit adder/subtractor** out of the adder that I already had. For that, I just had to utilize a few xor gates (made a symbol out of the intermediate stage) and gave the user an option to decide if the subtractor was required or the adder.



EE533 LAB2



The waveform at the bottom shows the “subtract” signal, toggling addition and subtraction



EE533 LAB2

✱

Final Report

Final Results

```
RTL Top Level Output File Name      : AddSub32Bit.ngc
Top Level Output File Name          : AddSub32Bit
Output Format                        : NGC
Optimization Goal                    : Speed
Keep Hierarchy                      : NO
```

Design Statistics

```
# IOs : 98
```

Cell Usage :

```
# BELS : 227
# AND2 : 96
# GND : 1
# OR3 : 32
# XOR2 : 98
# IO Buffers : 98
# IBUF : 65
# OBUF : 33
```

```
Device utilization summary:
```

Selected Device : 3s700afg484-4

Number of Slices:	0	out of	5888	0%
Number of IOs:	98			
Number of bonded IOBs:	98	out of	372	26%

The screenshot displays the Xilinx ISE Project Navigator interface. The top toolbar shows icons for opening files, saving, and running simulations. The left pane lists project files, including source code for 'Left_Right_Shifter.sym' and 'LEFT_RIGHT_32BIT_SHIFTER.ch', and implementation files like 'Adder_EE533.tcl'. The right pane shows the 'Implementation Results' for the 'Adder_EE533' partition.

Project Files:

- Source File:** Adder_EE533.tcl
- Module Name:** xc3v700a-4fg484
- Target Device:** xc3v700a-4fg484
- Product Version:** ISE 10.1 - Foundation Simulator
- Design Goal:** Balanced
- Design Strategy:** >Xilinx Default (unlocked)

Current State:

- Errors:** No Errors
- Warnings:** No Warnings
- Floating Results:** All Signals Completely Routed
- Timing Constraints:** 0 [Link Report]
- Final Timing Score:** 0 [Link Report]

Adder_EE533 Partition Summary

No partition information was found.

Device Utilization Summary

Logic Utilization	Used	Available	Utilization
Number of 4 input LUTs	64	11,776	1%
Logic Distribution			
Number of occupied Slices	33	5,888	1%
Number of Slices containing only related logic	33	33	100%
Number of Slices containing unrelated logic	0	33	0%
Total Number of 4 input LUTs	64	11,776	1%
Number of bonded IOBs	98	372	26%

Performance Summary


Final Timing Score:	Pinout Data:	Pinout Re
0	All Signals Completely Routed	Clock Re

Detailed Reports

Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Sat Jan 25 21:25:29 2025	0	0	0




EE533 LAB2

6. Next, it was time to make a shifter. For this, I gave a LINE/INPUT to decide if the user wanted to shift the number left or shift it right. First



This was a very basic unit I used to make my shifter. Created a SYMBOL out of it and utilized that to create a 32-bit shifter.

EE533 LAB2



EE533 LAB2

The following shows the mapped implementation and the overall LUT and cell usage

FPGA Design Summary

Project Overview

- Summary
- IOB Properties
- Module Level Utilization
- Timing Constraints
- Pinout Report
- Clock Report

Errors and Warnings

- Synthesis Messages
- Translation Messages
- Map Messages
- Place and Route Messages
- Timing Messages
- Bitgen Messages
- All Current Messages

Detailed Reports

- Synthesis Report
- Translation Report
- Map Report
- Place and Route Report
- Static Timing Report
- Bitgen Report

Project Properties

- ☒ Enable Enhanced Design Summary
- ☐ Enable Message Filtering
- ☐ Display Incremental Messages

Enhanced Design Summary Contents

- ☒ Show Partition Data
- ☐ Show Errors
- ☐ Show Warnings
- ☐ Show Failing Constraints
- ☐ Show Clock Report

Adder_EE533 Project Status (01/25/2025 - 20:25:55)

Project File:	Adder_EE533.isc	Current State:	Placed and Routed
Module Name:	LEFT_RIGHT_32BIT_SHIFTER	Errors:	No Errors
Target Device:	xc3s7000-4fg484	Warnings:	No Warnings
Product Version:	ISE 10.1 - Foundation Simulator	Routing Results:	All Signals Completely Routed
Design Goal:	Balanced	Timing Constraints:	0 (Timing Report)
Design Strategy:	Xilinx Default (unlocked)	Final Timing Score:	0 (Timing Report)

Adder_EE533 Partition Summary

No partition information was found.

Device Utilization Summary

Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	32	11,776	1%	
Logic Distribution				
Number of occupied Slices	16	5,888	1%	
Number of Slices containing only related logic	16	16	100%	
Number of Slices containing unrelated logic	0	16	0%	
Total Number of 4 input LUTs	32	11,776	1%	
Number of bonded IOBs	65	372	17%	

Performance Summary

Final Timing Score:	0	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:			

Detailed Reports

Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Sat Jan 25 20:13:06 2025	0	0	0
Translation Report	Current	Sat Jan 25 20:16:19 2025	0	0	0
Map Report	Current	Sat Jan 25 20:19:43 2025	0	0	2 Infos
Place and Route Report	Current	Sat Jan 25 20:23:49 2025	0	0	1 Info
Static Timing Report	Current	Sat Jan 25 20:25:50 2025	0	0	3 Infos

Design Summary | Left_Right_Shifter.sch | Left_Right_Shifter.sym | LEFT_RIGHT_32BIT_SHIFTER.sch | SHIFTER_32BIT_tb.tbw | Simulation

IOB Properties

- Module Level Utilization
- Timing Constraints
- Pinout Report
- Clock Report

Errors and Warnings

- Synthesis Messages
- Translation Messages
- Map Messages
- Place and Route Messages
- Timing Messages
- Bitgen Messages
- All Current Messages

Detailed Reports

- Synthesis Report**
- Translation Report
- Map Report
- Place and Route Report
- Static Timing Report
- Bitgen Report

[Show or Hide Reports...](#)

Final Report

Final Results

RTL Top Level Output File Name : LEFT_RIGHT_32BIT_SHIFTER.ngc
 Top Level Output File Name : LEFT_RIGHT_32BIT_SHIFTER
 Output Format : NGC
 Optimization Goal : Speed
 Keep Hierarchy : NO

Design Statistics

IOs : 65

Cell Usage :

BELS : 93
 # AND2 : 62
 # INV : 1
 # OR2 : 30
 # IO Buffers : 65
 # IBUF : 33
 # OBUF : 32


Device utilization summary:

Selected Device : 3s7000afg484-4

Resource	Used	Available	Utilization
Number of Slices:	1	5888	0%
Number of 4 input LUTs:	1	11776	0%
Number of IOs:	65		
Number of bonded IOBs:	65	372	17%


ynthesis Report
 ynthesis Options Summary
 HDL Compilation
 Design Hierarchy Analysis
 HDL Analysis
 HDL Synthesis
 Advanced HDL Synthesis
 Low Level Synthesis
 Partition Report
 Final Report

MUX FOR THE ALU (starting with 32-bit 2x1)



VERILOG CODE IMPLEMENTATIONS:

The following is the waveform I got for the ALU when I wrote the Verilog code for the modules I implemented



We realize from this that the number of gates in the schematic version is lower compared to the actual synthesis from the verilog code we created (as here, it is the tool that decides what to 'optimize'.

