# **EE533: Network Processor Design & Programming**

# Lab #8: Convertible First-In-First-Out (SRAM) Memory

Instructor: Prof. Young Cho, PhD

Team Number: #3

**Project Partners:** 

Member #1: Sarthak Jain

Member #2: Archit Sethi

Member #3: Justin Santos

Designed, Created, and Submitted by Team #3

University of Southern California
Los Angeles, CA 90007

Team #4 GitHub Repository Link: <u>Team#3 Link</u>


### 1. Design and Implementation

- a. FIFO Structure: The FIFO Structure is built using dual-port SRAM which enables the read and write operations simultaneously. The architecture consists of:
  - i. Memory block (SRAM-based)
    - 1. Stores the incoming network packets
    - 2. It is organized as a Circular Buffer
  - ii. Head and Tail Pointers
    - 1. The HEAD pointer displays the read position
    - 2. The TAIL pointer marks the write position
    - 3. These 2 pointers are updated when the data is being read or written

#### iii. Control signals

- 1. FIFO FULL: This control signal prevents overwriting when the buffer is FULL.
- 2. FIFO EMPTY: It indicates no data is available.
- 3. Data Ready: It signals when a complete packet is stored in FIFO.

### b. Block Diagram




Let us explain the complete Block diagram data flow step-by-step:

Dual Port SRAM: This is the actual memory storage for our FIFO Design. It has 2 independent address and data ports which allows to write data and another port to read data.

## Address and Data Ports:

Port Name	<b>Purpose</b>	Controlled By
SRAM Address Port	Points to the memory location where data will be read/written	Tail Address (write), Head Address (read)
SRAM Data- In Port	Data input into the FIFO (from NetFPGA)	FIFO Input
FIFO Output / SRAM 2 <sup>nd</sup> Data-Out Port	Data output (to the processor)	Head Address (read pointer)
Optional 2 <sup>nd</sup> Address/Data Port	Allows a second processor or interface to read/write data	Not always used, but allows more flexibility

Multiplexer (MUX) Integration: In order to allow the NetFPGA and the processor to access FIFO, we used a MUX to select between (a) NetFPGA's Datapath-for writing incoming packets & (b) Processor's MEM stage for reading and processing packets. The BRAM is acting as both FIFO and Processor's MEM stage.



#### 2. Simulation Convertible FIFO.v:

```
module CONVERTIBLE_FIFO
  -reg CPU_mode;
 always @(posedge clock)
    --if (reset)
      ···state××········<=×IDLE;
  ····status_register···<=:1'd0;
   fifo_full .....<==1'd0;
.....fifo_empty .....<==1'd1;
   bram_we <= 1'd0;
bram_re <= 1'd0;
CPU_mode <= 1'd1;
      case (state)
   IDLE:
   ....bram_we-<=-0;
....bram_re-<=-0;
 if(cpu_mem_mode)
begin
CPU_mode <= 1'd1;
state <= MEMORY_MODE;
 end

else-if (netfpga_write_enable)

begin

state <= RECEIVE_PACKET;

CPU_mode <= 1'd0;
   MEMORY_MODE:

begin

bram_we-<=-cpu_write_enable;

bram_re-<=-cpu_read_enable;//-Enable-BRAM*read-when-CPU-requests
 //RECEIVE_PACKET: Enable BRAM write for incoming packet data RECEIVE_PACKET:
             · · bram_we·<=·1;· ×//×Enable·BRAM·Write
             - bram_re-<=-0;
             ..if (!fifo_full)
             - fifo_empty <= 0;
             if (packet_end)
              begin * //*When * NetFPGA * finishes * sending * packet
* * * state * <= * PACKET_BUFFERED;</pre>
               vbram_we·<=-0; v*//*Stop*BRAM·writes
vctatus_register-/=-1**//-Metifyzers</pre>
```

```
PACKET_BUFFERED:
.....fifo_full<<= (tail-+ 1 == * head); - // - FIFO * Full * Check
fifo_full <= (tail += 1 == h

if (cpu_read_enable)

begin

state <= MEMORY_MODE;

end

else if (cpu_write_enable)

begin

state <= CPU_WRITE;

end

end
bram_re-<=-1;-//sRead-from-BRAM

if (cpu_read_enable-&&*!fifo_empty)

head-<=-(head-==-1023)*?-0-:-head-+-1;-//sMove-head</pre>
head <= (head == 1023)
end
if (head == tail)
begin
state <= FIFO_EMPTY;
status_register <= 0;
fifo_full <= 0;
end
else
begin
state <= MEMORY_MODE;
end
....if (cpu_write_enable && !fifo_full)
if (cpu_write_complete)

begin

status_register <= 1; · // Indicate new packet available

status_register <= MEMORY_MODE;
· · · · · · · · · · · · · · end
FIFO_EMPTY:

begin

bram_we <= 0;

bram_re <= 0;

fifo_empty <= 1;
begin state == RECEIVE_PACKET;
 ->------default-:-state-<=-IDLE;</pre>
```