EE533 NETWORK PROCESSOR DESIGN & PROGRAMMING LAB#2: Xilinx ISE 10.1 SCHEMATIC (32-BIT ALU)

Instructor: Prof. Young Cho, PhD

CREATED AND COMPILED BY: SARTHAK JAIN


(MS EE, UNIVERSITY OF SOUTHERN CALIFORNIA)


GITHUB LINK FOR MY REPOSITORY:

You'll find all the codes and the executables on this repository. https://github.com/SARTHAK-JAIN-ASIC/EE533/tree/main/LAB2 We first start with a one-bit adder Shown for all subsequent circuits is:


- 1. Circuit
- 2. Testbench waveform
- 3. Actual simulation waveform

1. ONE BIT ADDER







2. I then turned this adder into a SYMBOL and utilized it to make an 8-bit combinational adder




3. Finally, I made use of 8 bit FFs to turn my combinational adder into a synchronous one




4. Next was to turn my 8-bit adder into a 32-bit one. As follows:







SYMBOL FOR THE SAME:





5. Next I wanted to create a **32-bit adder/subtractor** out of the adder that I already had. For that, I just had to utilize a few xor gates (made a symbol out of the intermediate stage) and gave the user an option to decide if the subtractor was required or the adder.







The waveform at the bottom shows the "subtract" signal, toggling addition and subtraction









6. Next, it was time to make a shifter. For this, I gave a LINE/INPUT to decide if the user wanted to shift the number left or shift it right. First




This was a very basic unit I used to make my shifter. Created a SYMBOL out of it and utilized that to create a 32-bit shifter.



The following shows the mapped implementation and the overall LUT and cell usage




MUX FOR THE ALU (starting with 32-bit 2x1)



VERILOG CODE IMPLEMENTATIONS:

The following is the waveform I got for the ALU when I wrote the Verilog code for the modules I implemented



We realize from this that the number of gates in the schematic version is lower compared to the actual synthesis from the verilog code we created (as here, it the tool that decides what to 'optimize'.