



CERTIFICATE

— OF PARTICIPATION —

This is to certify that
SATYADUTT MS

of **The National Institute of Engineering Mysore** has participated in "**Five Days Hands on Training Program on Analog IC Design and Layout Considerations using Cadence Virtuoso tool**", organized by **Deccterous IC Design club** in association with Department of Electronics & Communication Engineering, The National Institute of Engineering Mysore from **27th January to 31st January 2026**. She/He has successfully completed all the requirements for the completion of the training program.

GitHubrepo: https://github.com/SATYADUTTMS435/Analog_IC_Design-Layout_Considerations/tree/main

Mr. Charan M S
Analog Layout Engineer
Texas Instruments
Bangalore

Dr. Rajalekshmi Kishore
Associate Professor & Head
ECED NIE, Mysore

Dr. Remya Jayachandran
Assistant Professor &
Deputy Head IQAC
(IEEE CASS EXECOM Bangalore)