```
module controller (ldA, clrA, sftA, ldQ, clrQ, sftQ, ldM, clrff, addsub, start,
                        decr, ldcnt, done, clk, q0, qm1);
 input clk, q0, qm1, start;
output reg ldA, clrA, sftA, ldQ, clrQ, sftQ, ldM, clrff, addsub, decr, ldcnt, done;
reg [2:0] state;
parameter S0=3'b000,S1=3'b001,S2=3'b010,S3=3'b011,S4=3'b100,S5=3'b101,S6=3'b110;
 always @ (posedge clk)
  begin
     case (state)
       SO:
             if (start) state <= S1;
       S1:
              state <= S2;
                                                                THE CONTROL
       S2 :
              #2 if ({q0,qm1}==2'b01) state <= S3;
              else if ({q0,qm1}==1'b10) state <= S4;
                                                                     PATH
              else state <= S5;
       S3:
              state <= $5;
       S4:
              state <= S5;
       S5:
              #2 if (({q0,qm1}==2'b01) && !eqz) state <= S3;
              else if (({q0,qm1}==2'b10) && !eqz) state <= S4;
              else if (eqz) state <= S6;
             state <= $6;
       default: state <= S0;
     endcase
   end
```

```
always @ (state)
 begin
   case (state)
     S0:
           begin clrA = 0; ldA = 0; sftA = 0; clrQ = 0; ldQ = 0; sftQ = 0;
                   \mathbb{R} \operatorname{1dM} = 0; \operatorname{clrff} = 0; \operatorname{done} = 0; \operatorname{end}
           begin clrA = 1; clrff = 1; ldcnt = 1; ldM = 1; end
     S2:
           begin clrA = 0; clrff = 0; ldcnt = 0; ldM = 0; ldQ = 1; end
            begin ldA = 1; addsub = 1; ldQ = 0; sftA = 0; sftQ = 0; decr = 0; end
     S3:
     S4:
            begin ldA = 1; addsub = 0; ldQ = 0; sftA = 0; sftQ = 0; decr = 0; end
     S5:
            begin sftA = 1; sftQ = 1; ldA = 0; ldQ = 0; decr = 1; end
            done = 1;
     default: begin clrA = 0; sftA = 0; ldQ = 0; sftQ = 0; end
   endcase
 end
```