```
module BOOTH (ldA, ldQ, ldM, clrA, clrQ, clrff, sftA, sftQ,
                               addsub, decr, ldcnt, data in, clk, qm1, eqz);
  input ldA, ldQ, ldM, clrA, clrQ, clrff, sftA, sftQ, addsub, clk;
 input [15:0] data in;
 output qm1, eqz;
  wire [15:0] A, M, Q, Z;
  wire [4:0] count;
                                                                  THE DATA
  assign eqz = ~&count;
                                                                     PATH
  shiftreg AR (A, Z, A[15], clk, ldA, clrA, sftA);
  shiftreg QR (Q, data_in, A[0], clk, ldQ, clrQ, sftQ);
  dff QM1 (Q[0], qm1, clk, clrff);
  PIPO MR (data_in, M, clk, ldM);
 ALU AS (Z, A, M, addsub);
  counter CN (count, decr, ldcnt, clk);
endmodule
```



```
NPTEL ONLINE
CERTIFICATION COURSES
```

Hardware Modeling Using Verilog

```
module ALU (out, in1, in2, addsub);
  input [15:0] in1, in2;
  input addsub;
  output reg [15:0] out;
  always @ (*)
    begin
    if (addsub == 0) out = in1 - in2;
     else out = in1 + in2;
                                     module counter (data out, decr, ldcnt, clk)
    end
                                       input decr, clk;
endmodule
                                       output [4:0] data_out;
                                       always @ (posedge clk)
                                         begin
                                           if (ldcnt) data out < 5'b10000;
                                            else if (decr) data_out <= data_out - 1;
                                      endmodule
```

```
module shiftreg (data_out,data_in,
                                          module PIPO (data_out,data_in, clk, load);
         s_in, clk, ld, clr, sft);
                                            input [15:0] data in;
 input s_in, clk, ld, clr, sft;
                                            input load, clk;
                                            output reg [15:0] data out;
 input [15:0] data in;
 output reg [15:0] data out;
                                            always @ (posedge clk)
                                              if (load) data out <= data in;
 always @ (posedge clk)
                                          endmodule
   begin
      if (clr) data out <= 0;
                                          module dff (d, q, clk, clr);
      else if (ld)
                                            input d, clk, clr;
             data out <= data_in;
                                            output reg q;
      else if (sft)
     data out <= {s in,data out[15:1]};
                                            always @ (posedge clk)
    end
                                              if (clr) q <= 0;
endmodule
                                              else q <= d;
                                          endmodule
```