
Coupling gem5 with SystemC TLM 2.0 Virtual Platforms





Coulpling gem5 with IEEE1666 SystemC TLM2.0

Dipl.-Ing. Matthias Jung

Microelectronic Systems Design Research Group


Sonntag, 21. August 2016





Virtual Prototypes In Industry

- High-speed functional software models of physical hardware
- Visibility and controllability over the entire system
- Powerful debugging and analysis tools
- Reuse of components for future projects
- Fast Design space exploration (for HW engineers)
- Easy to exchange, worldwide
- Concurrent HW and SW development:






SystemC IEEE 1666


- Modeling language for HW and SW components
- Extends C++ to an event-driven simulation kernel
- Different levels of accuracy
- IEEE Standard, Maintained by Accellera
- 10-100x Faster than CA VHDL/Verilog Simulation
- → However, standard CA SystemC is not fast enough to boot, an operating system.

SYSTEMC

Transaction Level Modeling



Simulate every event!!




100-10,000 X faster simulation!

Source: Doulos Ldt. www.doulos.com




Generic Payload





TLM Coding Styles and Mechanisms

TLM Use Cases SW Application Development SW Performance Analysis Architecture Analysis Verification



Source: Doulos Ldt. www.doulos.com



Tool Vendors for TLM2.0 VP

TLM is widely used in Industry:

The market of virtual platform tools:

- Synopsys Platform Architect
- Cadence Virtual System Platform
- Mentor Graphics Vista Virtual prototyping
- Imperas OpenVP

Virtual Platform Core Models:

- ARM (Fastmodels):
 - only LT models based on JIT, non-free
- Carbon Design Systems:
 - Cycle Accurate (CA) Models in TLM Wrapper, non-free
- Imperas / OVP:
 - only LT, Free









Couple gem5 with SystemC

- Since June 2014 gem5 supports a SystemC coupling. However, no TLM
- Gem5 is build as a C++ library
- It is hooked onto SystemC's event loop.
- The hosting is achieved by replacing 'simulate' with a SystemC object, which implements an event loop using the SystemC scheduler mechanisms.
- Currently only one gem5 instance can be in a SystemC simulation.







Transaction Models in gem5

Timing

- The most detailed access: queuing delay + resource contention
- Similar to the TLM nb_transport interface.

Atomic


- Accesses are a faster than detailed access
- Used for fast forwarding and warming up caches
- Similar to the TLM b_transport interface
- Not good for performance simulation

Functional

Similar to transport_debug
 e.g. loading binaries, avoiding deadlocks in multi-level cache coherent networks



Coupling gem5 with SystemC-TLM




Transactor:

- Gem5-Packet to TLM-Payload converter
- Uses gem5 event queue as TLM-Payload-Event queue
- Implements fully TLM2.0 compliant functionality



Setting up an external Port in gem5



Python Config:

```
# Create a external TLM port:
system.tlm = ExternalSlave()
system.tlm.addr_ranges = [AddrRange('512MB')]
system.tlm.port_type = "tlm"
system.tlm.port_data = "memory"

# Route the connections:
system.cpu.port = system.membus.slave
system.system_port = system.membus.slave
system.system_port = system.membus.slave
system.membus.master = system.tlm.port
```



Picking Ext. Port up in SystemC World

Instantiate gem5 as sc_module

Find external Port with sc_find_object


Instantiate a TLM target

Bind the target's port with the external port of gem5

```
292 sc_main(int argc, char **argv)
       sc_core::sc_report_handler::set_handler(reportHandler);
        SimControl sim_control("gem5", argc, argv);
        Target *memory;
        tlm::tlm_initiator_socket <> *mem_port =
            dynamic_cast<tlm::tlm_initiator_socket<> *>(
                        sc_core::sc_find_object("gem5.memory")
        if (mem_port) {
            SC_REPORT_INFO("sc_main", "Port Found");
           unsigned long long int size = 512*1024*1024ULL;
            //unsigned int offset = 0;
            //unsigned int offset = 0x80000000;
           memory = new Target("memory",
                                sim_control.getDebugFlag(),
311
                                size,
                                sim_control.getOffset());
           memory->socket.bind(*mem_port);
            SC_REPORT_FATAL("sc_main", "Port Not Found");
            std::exit(EXIT_FAILURE);
        sc_core::sc_start();
```




Simple Traffic Generator Example






Full System Linux Boot Example





Results Slowdown





Outlook

- Use a TLM memory manager to be fully TLM compliant
- Improve speed (e.g by implementing a TLM memory manager)
- Fix some bugs regarding Atomic Access and Retry
- Connect gem5 to DRAMSys (inhouse DRAM TLM Simulator)
- Use gem5 in Synopsys Platform Architect

Currently on the gem5 review board:

#2753

http://reviews.gem5.org/r/2753/

Please test and give feedback