



Course Homepage Review Test Submission: Exam II - Fall 2019

## Review Test Submission: Exam II - Fall 2019

User	Chaoran Li
Course	(MERGED) CS 3340.501 - SE 3340.501 - F19
Test	Exam II - Fall 2019
Started	10/31/19 5:36 PM
Submitted	10/31/19 6:56 PM
Status	Completed
_	Very good, keep it up!
Attempt Score	83.5 out of 100 points
Time Elapsed	1 hour, 20 minutes out of 1 hour and 20 minutes

## Instructions

- Exam time is 75 minutes, and a 5 mins extension is allowed if needed. A timer will start when the exam begins and expires after 80 minutes. Your work will be auto-submitted when the timer expires.
- Only handwriting notes and the MIPS reference card are allowed to use. No other printed materials, no books, no slides!
- The use of the simple software based calculator available on the Respondus lockdown browser is allowed, but no hardware based calculator can be used!
- Multiple answer questions have at least one correct and at least one incorrect answer. Select all correct answers and avoid incorrect answers, as incorrect answers have a penalty. Do NOT select all answers, no credit will be given if all answers are selected.
- Matching questions also have a **penalty** when an incorrect match was selected. If a question asks for hexadecimal and '0x' is given do NOT write '0x' in your answer.

All Answers, Submitted Answers, Correct Answers, Feedback, Incorrectly Answered Questions

- Do not omit leading '0's unless specified by the question.
- Read the questions carefully!!!!
- Good luck!

created by the former type.

Displayed Question 1 2 out of 6 points

Results

The last step in the process of translating a program written in a high-level language (e.g. C) into an executable program is called linking. This is done by a 🔀 system program named [a]. There are two types of linking: [b] linking and [c] linking where an executable program created by the latter type is larger than one

Specified Answer for: a 👩 Linker Specified Answer for: b 🔞 static Specified Answer for: c 👩 dynamic

· · · · · · · · · · · · · · · · · · ·			
Correct Answers for: a			
Evaluation Method	Correct Answer	Case Sensitivity	
Exact Match	linker		
Correct Answers for: b			
Evaluation Method	Correct Answer	Case Sensitivity	
Exact Match	dynamic		
Correct Answers for: c			
Evaluation Method	Correct Answer	Case Sensitivity	
Exact Match	static		

Question 2 2 out of 5 points



Match the events in a computing system with processor exception types.

Correct Match Selected Match The accelerometer detects a rotation of the device. 🤡 b. external exception The network interface receives a messages. b. external exception
b. external exception The processor accesses address 0. d. internal exception. c. internal trap. A timer has expired o b. external exception o b. external exception

All Answer Choices

- a. unrecoverable trap
- b. external exception
- c. internal trap.

Overflow.

d. internal exception. c. internal trap.

- d. internal exception.
- e, external trap.

Question 3 5 out of 5 points



There are many addressing modes supported by a MIPS processor. Match the way an operand is obtained by the processor with its addressing mode.

Question

The operand is a constant within the instruction itself

The operand is the content of a register

The operand is at the memory location whose address is the sum of a register and a constant in the instruction

The branch destination address is the sum of the PC and a constant in the instruction

The jump destination address is the 26 bits of the instruction concatenated with the upper 👩 g. Pseudodirect addressing 🚫 g. Pseudodirect addressing bits of the PC and '00'.

🕜 C. Base or displacement addressing

Correct Match

d. PC-relative addressing

a. Immediate addressing

b. Register addressing

🕜 c. Base or displacement

Selected Match

addressing

d. PC-relative addressing

a. Immediate addressing

o b. Register addressing

All Answer Choices

- a. Immediate addressing
- b. Register addressing
- c. Base or displacement addressing
- d. PC-relative addressing
- e. Direct addressing
- f. Indirect addressing
- g. Pseudodirect addressing

Question 4 6 out of 6 points



In a computer system, I/O devices are controlled by I/O controller hardware that is abstracted to the processor as three sets of registers: [a] registers for 🔽 asking the I/O device to perform some operations, [b] registers for data transfer to/from the device, and [c] registers for knowing that an error has occurred.

Specified Answer for: a 🕜 command

Specified Answer for: b 🚫 data Specified Answer for: c 🔗 status

opcomod / mower for: o			
Correct Answers for: a			
Evaluation Method	Correct Answer	Case Sensitivity	
Sexact Match	command		
Correct Answers for: b			
Evaluation Method	Correct Answer	Case Sensitivity	
Sexact Match	data		
Correct Answers for: c			
Evaluation Method	Correct Answer	Case Sensitivity	
Match	status		

Question 5 2 out of 2 points



In a MIPS processor interrupts do not change the flow of control of the processor.

Selected Answer: 🤡 False True Answers:

False

Response Feedback: Interrupt IS an exception.

Question 6 2 out of 5 points (Extra Credit)



Write a MIPS assembly code snippet (that can run on MARS, i.e. that must have both data segment and text segment) to calculate the perimeter of a square 😾 whose sides' length is stored in a memory word labeled 'SideLen' and store that in another memory word labeled 'Perimeter'.

Selected Answer: data

SldeLen: .word 6 Perimeter: .word 0 .text li \$t1.0

lw \$t2, SideLen(\$t1) sll \$t2, 2(\$t2) sw \$t2, Perimeter(\$t1) Correct Answer: [None] Response Feedback: [None Given]

Question 7 0 out of 3 points

Considering the following MIPS assembly code snippet:

mydata: .word 0x01020304, 0x05060708, 0x090A0B0C, 0x0D0E0F10, 1, 2

\$t1, 3 14 sll \$t1, \$t1, 2

\$s0, mydata(\$t1) What is the value of register \$s0 after the instruction 1b was executed? \_

Selected Answer: (3) 6

Correct Answer:

**Evaluation Method** Correct Answer **Case Sensitivity** 

Match (0x000000)?0D

Exact Match

Pattern Match (0x000000)?10

Exact Match

**Question 8** 4.5 out of 6 points

Question

Match each requirement for subroutine call support in a computer system with the feature provided by MIPS to support that requirement.

f. registers \$a0, \$a1, \$a2 and \$a3
f. registers \$a0, \$a1, \$a2 and \$a3 Can pass arguments (input) to the subroutine

Correct Match

i. jal instruction i. jal instruction Can call the subroutine from anywhere in the program

😵 b. instruction jr and register \$ra 💮 b. instruction jr and register \$ra Can always return back to the statement just after the subroutine call

> od. stack d. stack

Selected Match

Support non-leaf (nested) and recursive subroutines

Preservation of registers 🕜 c. register convention 🔞 d. stack

a. registers \$v0 and \$v1 a. registers \$v0 and \$v1 Get results from a subroutine call

All Answer Choices

a. registers \$v0 and \$v1

b. instruction jr and register \$ra

c. register convention

d. stack

e. j instruction


f. registers \$a0, \$a1, \$a2 and \$a3

h. global pointer register (\$gp)

i. jal instruction

Question 9 4 out of 4 points





The figure above shows the datapath of a MIPS processor with relevant datapath elements are labeled from A to F.

When this processor is executing the lw \$t0, 8 (\$s0) instruction the active datapath elements, in alphabetic order, are [a], [b], [c] and [d].

Note: Use only a single letter label in your answers.

Specified Answer for: a 🚫 C Specified Answer for: b 🚫 D Specified Answer for: c 👩 E Specified Answer for: d 🚫 F

Correct Answers for: a		
Evaluation Method	Correct Answer	Case Sensitivity
Sexact Match	С	Case Sensitive
Correct Answers for: b		
Evaluation Method	Correct Answer	Case Sensitivity
Sexact Match	D	Case Sensitive
Correct Answers for: c		
Evaluation Method	Correct Answer	Case Sensitivity
Sexact Match	E	Case Sensitive
Correct Answers for: d		
Evaluation Method	Correct Answer	Case Sensitivity
Sexact Match	F	Case Sensitive

**Question 10** 5 out of 5 points



Considering the code of subroutine **sub1** below, fill the blanks to complete it.

There are two types of subroutines: leaf and non-leaf, and the subroutine sub1 above is a \_

```
0x90 sub1:
                                       # make room on the stack to save $a0 and $ra
                  addi $sp, $sp, [a]
  0 \times 94
                        $a0, 4($sp)
                  SW
  0x98
                        $ra, 0($sp)
                  SW
  0x9C
                  addi $t0, $0, 2
                  slt $t0, $a0, $t0 #
  0xA0
                        $t0, $0, else #
  0xA4
                  beg
                  addi $v0, $0, 1
  8Ax0
  0xAC
                  addi $sp, $sp, [b]
                                         # restore $sp
  0xB0
                  jr
                        $ra
                                        return
  0xB4
            else: addi $a0. $a0. -1
  0xB8
                  jal sub1
  0xBC
                        $ra, 0($sp)
                                       # restore $ra
  0xC0
                  1w
                        $a0, 4($sp)
                                        restore $a0
  0xC4
                  [c]
                        $sp, [d], [e] #
  0xC8
                  mul
                        $v0, $a0, $v0
  0xCC
                  jr
                        $ra
```

subroutine.

Correct Answer	Case Sensitivity
\ *\-8 *	
Correct Answer	Case Sensitivity
\*8 *	
Correct Answer	Case Sensitivity
\*addi *	
Correct Answer	Case Sensitivity
\ *\\$sp *	
Correct Answer	Case Sensitivity
\*8 *	
	Correct Answer  \*8 *  Correct Answer  \*addi *  Correct Answer  \*\\$sp *  Correct Answer

Question 11 6 out of 6 points



Assuming registers of an 8-bit processor are used to store signed integers represented in the 2's complementary format, and the two 8-bit registers A and B contain 01010011 and 00001101, respectively.

If 8-bit registers H and L are used to store the result of A x B (i.e. C = A multiplied by B), with H and L contain the upper 8 bits and the lower 8 bits of the result respectively, the content of H is [a] and that of L is [b].

Note: Answers must be in 2's complementary binary format and do not omit leading 0s. If overflow or underflow happens the answer must be OVF and UDF,

Specified Answer for: a 🚫 00000100 Specified Answer for: b 🚫 00110111

Correct Answers for: a			
Evaluation Method	Correct Answer	Case Sensitivity	
Sexact Match	00000100		
Correct Answers for: b			
Evaluation Method	Correct Answer	Case Sensitivity	
Sexact Match	00110111		

**Question 12** 2 out of 2 points



Similarly to the MIPS ISA, an instruction word in the ARM ISA has 32 bits and the first field of an instruction word is used to encode the operation of an

Selected Answer: 🚫 False Answers: True

False

Response Feedback: The first field is Opx, not Op.

**Question 13** 4 out of 4 points

Differences between ARM and MIPS ISAs include

Selected Answers: 🤡 b. implementation of branching (conditional jumping).

oc. number of addressing modes.

Answers:

a. data alignment.

ob. implementation of branching (conditional jumping).

c. number of addressing modes.

d. address space.

**Question 14** 4 out of 4 points



When a MIPS processor executes the **sub** \$s0, \$t0, \$t1 instruction, overflow may occur if

Selected Answers: 🗸 b. \$t0 contains a positive integer and \$t1 contains a negative integer.

♂ d. \$t0 contains a negative integer and \$t1 contains a positive integer.

Answers: a. both \$t0 and \$t1 contains a positive integer.

⋄ b. \$t0 contains a positive integer and \$t1 contains a negative integer.

c. both \$t0 and \$t1 contains a negative integer.

d. \$t0 contains a negative integer and \$t1 contains a positive integer.

**Question 15** 4 out of 6 points

The coprocessor\_0 in a MIPS processor has a set of registers used to store necessary information when an exception occurs: BadVaddr

\$12 Status

\$13 Cause

\$14 EPC.

When a MIPS processor executes the following instructions:

Address Instruction

0x00401000 li \$t0, 0x7FFFF0F0

0x00401004 lw \$t0, 2(\$t0)

0x00401008 ...

the contents of these registers are:

\$8: 0x**[a]** 

\$13: 0x[b] Note: assuming all Interrupt Pending (IP) bits are 0, i.e. no interrupt pending.


\$14: 0x[c].

Specified Answer for: a 7FFFF0F2 Specified Answer for: b 👩 00000010

Specified Answer for: c 3 00401008		
Correct Answers for: a		
Evaluation Method	Correct Answer	Case Sensitivity
OPattern Match	(?i) *7FFFF0F2 *	
Correct Answers for: b		
Evaluation Method	Correct Answer	Case Sensitivity
OPattern Match	(?i) *00000010 *	
Correct Answers for: c		
Evaluation Method	Correct Answer	Case Sensitivity
Pattern Match	(?i) *00401004 *	

**Question 16** 4 out of 4 points

An (incomplete) datapath of a MIPS processor is shown in the diagram below.



Fill the table below with single character Y or N, with Y indicating that the datapath element is needed when the processor is executing the instruction in the first column

Instruction being executed	Mux A	Sign-extender	Shift left 2	Mux B	Adder 2	ALU	Data Memory	Mu
beq \$t0, \$zero, Top	[ma]	[se]	[sl]	[mb]	[a2]	[alu]	[dm]	[r
Specified Answer for: ma 👩 N								
Specified Answer for: se 👩 Y								
Specified Answer for: sl 💍 🥎 Y								
Specified Answer for: mb 👩 Y								
Specified Answer for: a2 👩 Y								
Specified Answer for: alu 🕜 Y								
Specified Answer for: dm 👩 N								
Specified Answer for: md 🔗 N								
Correct Answers for: ma								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
🔇 Exact Match		n						
Correct Answers for: se								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
🔇 Exact Match		У						
Correct Answers for: sl								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
Sexact Match		У						
Correct Answers for: mb								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
Sexact Match		У						
Correct Answers for: a2								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
Secret Match		У						
Correct Answers for: alu								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
Secret Match		У						
Correct Answers for: dm								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
Sexact Match		n						
Correct Answers for: md								
Evaluation Method		Correct Answe	r	С	ase Sensitivi	ty		
Sect Match		n						

**Question 17** 4 out of 4 points

Addressing modes supported by a MIPS processor include

Selected Answers: 🤡 a. Register Indirect

ob. Immediate

od. Register

of. Displacement.

🤣 a. Register Indirect

ob. Immediate

c. Indirect

🤣 d. Register

e. Direct

of. Displacement.

**Question 18** 3 out of 3 points

In a computer system, [a] are [b] that happen [c] and they require a [d] in [e] of [f].

In a computer system, 🤡 exceptions are 🔇 events that happen 🚱 unexpectedly and they require a 🚱 change in 🔇 flow of 🚱 Answer:

Answers: In a computer system, 🤡 exceptions are 🔇 events that happen 🚱 unexpectedly and they require a 🚱 change in 🔇 flow of 🚱

control.

All Answer Choices

- control
- branchings
- unexpectedly
- flow
- frequently
- change
- abnormal events
- exceptions
- frequentlyinstructions

**Question 19** 5 out of 5 points

Selected Match

🔇 e. south bridge. 👩 e. south bridge.



Question

keyboard

Match computer components with the most appropriate interconnect elements to connect with an x86 processor.

Correct Match

graphic card 🗸 b. north bridge. 🗸 b. north bridge. main memory 🗸 b. north bridge. 🗸 b. north bridge. Solid Stated Drive (SSD) 👩 e. south bridge. 👩 e. south bridge.

high speed Network Interface Card (NIC) 👩 e. south bridge. 👩 e. south bridge.

All Answer Choices

- a. north side bus.
- b. north bridge
- c. processor bus
- d. front side bus
- e. south bridge.
- f. south side bus
- g. memory bus

Question 20 4 out of 4 points



A MIPS assembly language code snippet is shown below.


```
2
     # Data segment
     const5: .float 5.0 const9: .float 9.0
    const32: .float 32.0
x: .float 77.0
y: .float 30.0
ιō
     # Text segment
L2
L3
             lwc1 $f16, const5
lwc1 $f18, const9
lwc1 $f6, const32
div.s $f2, $f16, $f18
15
16
L8
L9
             div.s $f4, $f18, $f16
             lwc1 $f10, y
mul.s $f10, $f10, $f4
add.s $f12, $f10, $f6
21
22
24
25
     # Syscall with $v0=2: Print the floating point number in $f12
              1i $v0, 2
              syscal1
27
28
30
31 #
```

When this code snippet is executed by MARS, the console will display a floating point number which is [a].

Note: only ONE digit after the floating point is needed.

Selected Answer: 🥎 86.0

Correct Answer: **Evaluation Method** Correct Answer **Case Sensitivity** Exact Match 86.0



Selected Answer: 🚫 00000004


Correct Answer: **Evaluation Method** 

**Correct Answer Case Sensitivity** Exact Match 00000004

Question 22 3 out of 4 points

In the datapath of a MIPS processor, multiplexers (MUXes) are used to select one out of multiple input data. The control unit of the processor generates the necessary control signals to select the right input when the processor is executing an instruction.

There are four MUXes (Mux A, Mux B, Mux C, and Mux D) shown in the diagram below.



Mux A

Mux B

**Case Sensitivity** 

**Case Sensitivity** 

Case Sensitivity

Case Sensitivity

Mux C

Mux D

Fill the table below with the correct value of the control signal of those MUXes when the processor is executing the instruction in the 1st column.

Values of the control signals can be 0, 1 or x. A 0 means the input labeled 0 is selected and x indicating 'does not matter'.

Instruction being executed

	instruction being executed		I Wax / t	Wax B	Wax 0	I Wax E
	add \$t0, \$zero, \$s0		[ma]	[mb]	[mc]	[md]
	sw \$t0, 8(\$s1)		[a]	[b]	[c]	[d]
Specified Answer for: ma	<b>©</b> 1					
Specified Answer for: mb	<b>②</b> 0					
Specified Answer for: mc	<b>⊘</b> 0					
Specified Answer for: md	<b>⊘</b> 0					
Specified Answer for: a	₿ 0					
Specified Answer for: b	<b>⊘</b> 1					
Specified Answer for: c	<b>⊘</b> 0					
Specified Answer for: d	<b>3</b> 1					
Correct Answers for: ma	1					
Evaluation Method		Correct Answer		Case Sensitivity		
SExact Match		1				
Correct Answers for: mb	)					
Evaluation Method		Correct Answer		Case Sensitivity		
Exact Match		0				
Correct Answers for: mo						
Evaluation Method		Correct Answer		Case Sensitivity		
Exact Match		0				
Correct Answers for: mo	1					
Evaluation Method		Correct Answer		Case Sensitivity		
Exact Match		0				

Question 23 0 out of 4 points

х

Correct Answer

Correct Answer

Correct Answer

**Correct Answer** 

In a MIPS computer system it was determined that the following code:

mfc0 \$a0, \$13

\$a0, \$a0, 2 srl

Correct Answers for: a **Evaluation Method** 

Exact Match Correct Answers for: b **Evaluation Method** 

Exact Match Correct Answers for: c **Evaluation Method** 

Exact Match Correct Answers for: d **Evaluation Method** 

Exact Match

\$a0, \$a0, 31 # andi

was executed right after the processor executes the following instructions:

\$t0, 0x7FFFFFF 1i

addi \$t0, \$t0, 2

What does register \$a0 contain after the instruction andi was executed?

Note: the answer must be in decimal.

Selected Answer: (3 24 Correct Answer: 0 12 Answer range +/- 0 (12 - 12)

**Question 24** 4 out of 4 points



A MIPS assembly language code snippet is shown below.

```
1 #
2 # Data segment
3 #
4 .data
5 A: .word 987
6 B: .word 123
7
8 #
9 # Text segment
10 #
11 .text
12 lw $t0, A
13 lw $t1, B
14 multu $t0, 15 #
16 mfhi $t0
17
18 #
19 # END
20 #
21
                                  .data
.word 987654321
.word 123
                                  lw $t0, A
lw $t1, B
multu $t0, $t1
                 When this code is executed by MARS, the value of register $t0 in decimal will be [a].
                  Selected Answer: 🚫 28
                  Correct Answer:
                  Evaluation Method
                                                                                                                 Correct Answer
                                                                                                                                                                            Case Sensitivity
                   Exact Match
                                                                                                                 28
Wednesday, November 13, 2019 9:50:01 PM CST
                                                                                                                                                                                                                                                       ← oĸ
```