





# CS/SE 3340



## Computer Architecture



## More MIPS Instructions

Based on slides from Prof. Aviral Shrivastava of ASU

```
001001111011110111111111111100000
101011111011111100000000000010100
1010111110100100000000000000100000
1010111110100101000000000000100100
10101111101000000000000000000011000
10101111101000000000000000000011100
10001111101011100000000000000011100
100011111011100000000000000011000
000000011100111000000000000011001
0010010111001000000000000000000001
001010010000000100000000001100101
10101111101010000000000000000011100
000000000000000000111100000010010
00000011000011111100100000100001
0001010000100000111111111110111
101011111011100100000000000011000
001111000000010000010000000000000
100011111010010100000000000011000
00001100000100000000000011101100
00100100100001000000010000110000
100011111011111100000000000010100
00100111101111010000000000100000
00000011111000000000000000001000
00000000000000000000100000100001
```



Note: If SCU Uplink is used, the x8 PCIe device shown is limited to x4.

# Programming Levels - Recap

High-level language program (e.g. C)

```
swap (int j, int k)
```

Assembly language program (MIPS)

```
swap:  sll    $2, $5, 2
        add    $2, $4, $2
        lw     $15, 0($2)
        lw     $16, 4($2)
        sw     $16, 0($2)
        sw     $15, 4($2)
        jxr    $31
```

Machine (object) code (for MIPS)

```
000000 000000 000000 000001 0001000010000000
000000 001000 000100 000100 000001000000
100011 000100 011111 0000000000000000
100011 000100 100000 0000000000000100
101011 000100 100000 0000000000000000
101011 000100 011111 0000000000000100
000000 111111 000000 0000000000001000
```

C - Compiler

Assembler


Where is the focus of Instruction Set Architecture (ISA) ?

3

# MIPS Instruction Set Architecture

- Instruction Categories
  - Arithmetic
  - Load/Store
  - Jump and Branch
  - Floating Point
    - coprocessor
  - Memory Management
  - Special

Register File




Main memory



What do MIPS instructions operate on?


MIPS's three instruction formats:



4

# MIPS Register File

- All *source operands* of *arithmetic instructions* must be registers from the MIPS register file
- All *destination operand* of *arithmetic instructions* must be written to a register of the MIPS register file
- Register file has thirty-two 32-bit registers
- In MIPS assembly language register names start with a '\$'



5

## MIPS Registers (recap\*)


Register	Name	Usage
0	\$zero	constant 0
1	\$at	Reserved for assembler (pseudo-instructions)
2-3	\$v0,\$v1	Return function values
4-7	\$a0-\$a3	Function arguments
8-15 and 24-25	\$t0-\$t7, \$t8,\$t9	Temporaries (not preserved across call)
16-23	\$s0-\$s7	Save registers (preserved across call)
26-27	\$k0,\$k1	Reserved for kernel/OS
28	\$gp	Pointer to global data area
29	\$sp	Stack pointer. MARS initializes to 0x7FFF FFFC
30	\$fp	Frame pointer
31	\$ra	Return address, used by "link" instruction (HW)

\*Slide 5 of session 03

6


# Processor and Main Memory

- Main memory is viewed as a single-dimension array of *bytes*, each of these has an address
  - A *memory address* is an index into the array
- How to access *bytes* in main memory?



7

# MIPS ISA Functional View



8

## MIPS Arithmetic Instructions

- MIPS assembly language arithmetic instructions examples

```
add $t0, $s1, $s2
sub $t0, $s1, $s2
```

*what instruction format are these?*


- Each arithmetic instruction performs only **one** operation
- Each arithmetic instruction specifies exactly **three** operands

destination ← source1 op source2

- All operands are registers!
  - \$t0, \$s1, \$s2 are in Register File
- Order of operands is fixed

9

## Arithmetic Instruction - Execution



10

## Accessing Main Memory

- MIPS provides two basic *data transfer* instructions for accessing memory

```
lw    $t0, 4($s3)    #load word from memory
sw    $t0, 8($s3)    #store word to memory
```


- The data transfer instruction must specify
  - Memory address
  - Register source or destination
- The memory address is determined by
  - the content of the second register, and
  - the constant portion of the instruction
- Let's assume register \$s3 contains 8 ...

11

## MIPS Memory Addressing

- The memory address is calculated by *summing the constant portion of the instruction and the contents of the second (base) register*
- Assuming \$s3 contains the value 8

```
lw $t0, 4($s3) # what is loaded into $t0?
sw $t0, 8($s3) # where $t0's content is stored?
```



12

## How to Access an Array?

- What is the MIPS assembly code for the following?

$A[8] = A[2] - b$

- Assuming

- Variable **b** is stored in **\$s2**
- A** is an array of *words* and the base address of **A** is in **\$s3**

...	...	
A[3]	← \$s3+12	lw \$t0, 8(\$s3)
A[2]	← \$s3+8	sub \$t0, \$t0, \$s2
A[1]	← \$s3+4	
A[0]	← \$s3	sw \$t0, 32(\$s3)

13

## Assessing Array with a Variable Index

- What is the MIPS assembly code for the following?

$c = A[i] - b$

- Assuming

- A** is an array of *n* (e.g. 100) words
- Base of **A** is in register **\$s4**
- Variables **b**, **c**, and **i** are in **\$s1**, **\$s2**, and **\$s3**


```

add    $t1, $s3, $s3    #array index i is in $s3
add    $t1, $t1, $t1    #temp reg $t1 holds 4*i
add    $t1, $t1, $s4    #addr of A[i]
lw     $t0, 0($t1)
sub    $s2, $t0, $s1
    
```

14

## Arithmetic Instructions - Assembly


- All MIPS instructions are 32 bits long
  - e.g.,
  - Registers used: `$t0=$8, $s1=$17, $s2=$18`
- Instruction format:



15

## Assembly of Load-word Instruction


- Now let's look at the load-word and store-word instructions
  - What would the **regularity** principle dictate?
  - New principle: **good design demands a compromise**
- Introduce a new type of instruction format
  - I-type (Immediate)
  - (previous instruction format was R-type)
- Example: `lw $t0, 24($s2)`



16



## Assembly of Store-word Instruction




- A 16-bit number means access is limited to memory locations within a region of  $\pm 2^{13}$  or 8,192 words ( $\pm 2^{15}$  or 32,768 bytes) of the address in the base register `$s2`
- How do we access to memory locations outside of this region?*

17

## Loading and Storing Bytes

- MIPS provides special instructions to move bytes
  - `lb $t0, 1($s3)` #load byte from memory
  - `sb $t0, 6($s3)` #store byte to memory
- Which byte in a word (4 bytes) that gets loaded and stored?
  - `lb` places the byte from memory in the rightmost 8 bits (LSB) of the destination register – *what happens to the other bytes?*
  - `sb` takes the byte from the rightmost 8 bits of a register and writes it to a byte in memory



18

## Example of Load and Store Bytes

- Given following code sequence and memory state (contents are given in hexadecimal and the processor use big Endian format), what is the state of the memory after executing the code?

```
add    $s3, $zero, $zero
lb     $t0, 1($s3)
sb     $t0, 6($s3)          mem(4) = 0xFFFF70FF
```

Memory	00000000	24
	00000000	20
	00000000	16
	10000010	12
	01000402	8
	FFFFFFFF	4
	007012A0	0
	Data	Byte Address (Decimal)

□ What value is left in \$t0?

\$t0 = 0x00000070

□ What if the machine was little Endian?

mem(4) = 0xFF12FFFF

\$t0 = 0x00000012

19

## MIPS Instructions Covered

Category	Instr	Op Code	Example	Meaning
Arithmetic (R format)	add	0 and 0x20	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
	subtract	0 and 0x22	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
Data transfer (I format)	load word	0x23	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
	load byte	0x20		
	store word	0x2B	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1
	store byte	0x28		

20