# 兼具高效能與節能的 Edge/Device AI 晶片技術

ITRI deep Learning Accelerator design, system, tools, and applications

羅賢君 Shien-Chun Luo

工業技術研究院 Industrial Technology Research Institute (ITRI)


電光系統研究所 Electronic and Optoelectronic System Research Lab (EOSL)

感知運算晶片系統組 Integrated Perception and Computation Systems (P)



### What does Al Need?

- 1. Massive **Data** acquire
- 2. Massive **Data** transfer
- 3. Massive Data compute



## Why Need Edge Al?









3. Green










 $\underline{\text{https://www.workspot.com/blog/the-public-cloud-drive-to-lowest-latency-infrastructure/}}$ 



## Where is Our (ITRI-Al-Chip) in the Edge?

### 1. Device 2. Edge Server





Source: European industrial technology roadmap for the next generation cloud-edge offering

## Conventional and Deep-learning Al

### Rule-based, conventional machine learning

Inspired by experience, observations, priority relations

Analytical solution, fast and accurate for simple questions

Too many rules and low accuracy for complex classification

### Deep-learning machine learning


Summarize and regress massive data, may be labelled consistently

High-order, deep (> 3) relation among filters and inputs

Including supervised or non-supervised learning



## Al, Machine Learning Architecture








## **Al Chip Products**



Al accelerator dongles or cards







Al accelerator IP or IC




Al embedded DEV boards






Al embedded ISP chip and camera module



Al embedded (APU, NPU...)
SOC CPU AP IC



## Performance Distribution of Machine Learning Hardware



# Machine Learning HW Performance Metrics

Performance index:

Tera-operators per second (TOPs)

Energy efficiency index:


TOPs per Watt (TOPs/W)

#### **Al Chip Glossary**

- operators: add, multiply, shift, arithmetic functions
- precision : floating-point (FP16,32,64), integer (INT1,2,4,8,16)




### From Neurons to Neural Networks






## Neural Network Building Blocks and Graph

#### 1. From Neurons to Functional Operators




#### 3. From Functional Queues to Neural Networks



### This is How a DLA Architecture Formed

to construct a configurable HW queue that fits a generic neural operator queue





### Let's See Some Backbone CNN Models

#### What are those layer? What do you find? How to imagine?

type	patch size/ stride	output size	depth	#1×1	#3×3 reduce	#3×3	#5×5 reduce	#5×5	pool proj	params	ops
convolution	7×7/2	112×112×64	1							2.7K	34M
max pool	3×3/2	56×56×64	0								
convolution	3×3/1	56×56×192	2		64	192				112K	360M
max pool	3×3/2	28×28×192	0								
inception (3a)		28×28×256	2	64	96	128	16	32	32	159K	128M
inception (3b)		28×28×480	2	128	128	192	32	96	64	380K	304M
max pool	3×3/2	14×14×480	0								
inception (4a)		14×14×512	2	192	96	208	16	48	64	364K	73M
inception (4b)		14×14×512	2	160	112	224	24	64	64	437K	88M
inception (4c)		14×14×512	2	128	128	256	24	64	64	463K	100M
inception (4d)		14×14×528	2	112	144	288	32	64	64	580K	119M
inception (4e)		14×14×832	2	256	160	320	32	128	128	840K	170M
max pool	3×3/2	7×7×832	0								
inception (5a)		7×7×832	2	256	160	320	32	128	128	1072K	54M
inception (5b)		7×7×1024	2	384	192	384	48	128	128	1388K	71M
avg pool	7×7/1	1×1×1024	0								
dropout (40%)		1×1×1024	0		_	aver name		18-lav		34-lave	

Table 1: GoogLeNet incarnation o

 $1\times1\times1000$ 

 $1 \times 1 \times 1000$ 

个 Inception

layer name output size		18-layer	34-layer	50-layer	Conv		
convl	112×112		Conv				
conv2_x	56×56	3×3 max pool, stride 2					
		$\left[\begin{array}{c}3\times3,64\\3\times3,64\end{array}\right]\times2$	F 0 0 64 3	[ 1×1, 64 ]	Avg P		
			$\begin{bmatrix} 3\times3,64\\ 3\times3,64 \end{bmatrix} \times 3$	3×3, 64 ×3	FC/s		
				1×1, 256	Softm		
conv3_x	28×28	$\left[\begin{array}{c} 3\times3, 128\\ 3\times3, 128 \end{array}\right] \times 2$	$\left[\begin{array}{c} 3\times3, 128\\ 3\times3, 128 \end{array}\right] \times 4$	[ 1×1, 128 ]			
				3×3, 128 ×4	3×3, 128		
				1×1, 512	1×1, 512		
conv4_x	14×14	$\left[\begin{array}{c}3\times3,256\\3\times3,256\end{array}\right]\times2$	[ 2 v 2 256 ]	[ 1×1, 256 ]	1×1, 256		
			3×3,256 ×6	3×3, 256 ×6	3×3, 256		
		[ 3×3, 230 ]	[ 3×3, 230 ]	1×1, 1024	1×1, 1024		
conv5_x	7×7	$\begin{bmatrix} 3\times3,512\\ 3\times3,512 \end{bmatrix} \times 2$	[ 2 4 2 5 1 2 ]	[ 1×1, 512 ]	1×1,512		
			$\begin{bmatrix} 3 \times 3, 512 \\ 3 \times 3, 512 \end{bmatrix} \times 3$	3×3, 512 ×3	3×3, 512		
		[ 3×3, 312 ]	[ 3×3, 312 ]	1 ~ 1 2049	1 ~ 1 2048		

 $3.6 \times 10^{9}$ 

 $1.8 \times 10^{9}$ 

MobileNet



linear

softmax

Resnet ->

 $1\times1$ 

FLOPs

 $1 \times 1,512$ 

 $1 \times 1,256$ 

 $3 \times 3,256$ 

 $1 \times 1, 1024$ 

 $1 \times 1,512$ 

 $3 \times 3,512$  $1 \times 1,2048$ 

 $11.3 \times 10^{9}$ 

Table 1. MobileNet Body Architecture

Input Size

 $224 \times 224 \times 3$ 

 $112 \times 112 \times 32$ 

 $112 \times 112 \times 32$ 

 $112 \times 112 \times 64$ 

 $56 \times 56 \times 64$  $56 \times 56 \times 128$ 

 $56 \times 56 \times 128$ 

 $56 \times 56 \times 128$  $28 \times 28 \times 128$ 

 $28 \times 28 \times 256$ 

 $28 \times 28 \times 256$  $28 \times 28 \times 256$ 

 $14 \times 14 \times 256$ 

 $14 \times 14 \times 512$ 

 $14 \times 14 \times 512$ 

 $14 \times 14 \times 512$ 

 $7 \times 7 \times 512$ 

 $7 \times 7 \times 1024$ 

 $7 \times 7 \times 1024$ 

 $7 \times 7 \times 1024$ 

 $1 \times 1 \times 1024$ 

 $1 \times 1 \times 1000$ 

Filter Shape

 $3 \times 3 \times 3 \times 32$ 

 $3 \times 3 \times 32 \text{ dw}$ 

 $3 \times 3 \times 64 \,\mathrm{dw}$ 

 $1 \times 1 \times 32 \times 64$ 

 $1 \times 1 \times 64 \times 128$ 

 $1 \times 1 \times 128 \times 128$ 

 $1 \times 1 \times 128 \times 256$ 

 $1 \times 1 \times 256 \times 256$ 

 $1 \times 1 \times 256 \times 512$ 

 $1 \times 1 \times 512 \times 512$ 

 $1 \times 1 \times 512 \times 1024$ 

 $1 \times 1 \times 1024 \times 1024$ 

 $3 \times 3 \times 128 \text{ dw}$ 

 $3 \times 3 \times 128 \text{ dw}$ 

 $3 \times 3 \times 256 \text{ dw}$ 

 $3 \times 3 \times 256 \text{ dw}$ 

 $3 \times 3 \times 512 \text{ dw}$ 

 $3 \times 3 \times 512 \text{ dw}$ 

 $3 \times 3 \times 1024 \text{ dw}$ 

Pool  $7 \times 7$ 

Classifier

 $1024 \times 1000$ 

 $\times 36$ 

Type / Stride

Conv dw / s1

Conv dw / s2

Conv dw / s1

Conv dw / s2

Conv dw / s1

Conv dw / s2

Conv dw / s2

Conv dw / s2

Avg Pool / s1

Softmax / s1

Conv dw / s1 5× Conv/s1

Conv / s2

Conv / s1

FC/s1

 $1 \times 1,2048$ 

 $7.6 \times 10^{9}$ 

average pool, 1000-d fc, softmax

 $1 \times 1,2048$ 

 $3.8 \times 10^{9}$ 

### This is How Our DLA Architecture Construct

#### **High Performance Techniques**


- 1. 2<sup>C</sup> X 2<sup>K</sup> Multiplier array
- 2. Aligned CONV buffer array
- 3. Aligned accumulator array

#### **Low-energy Techniques**

- 1. Fused operators for saving data
- 2. Multiple scalars for OP swap
- 3. Identical IN & OUT data format

#### **Ultra-low Power Techniques**

- 1. Adaptive gating design
- 2. Data pipeline retiming








## Optimize and Customize (1): CNN Accelerator

Convolution contains many independent MACs and data overlap

- 1. Increase MAC PEs with high parallelism
- 2. Ensure the data supplement to those PEs
- 3. Improve energy efficiency, adaptive to the models












## Optimize and Customize (2): CNN Models

#### 1. Select NN Model Backbone




#### 2. Search for the best configuration






3. Adapt to HW effective, HW specific features







## ITRI Configurable and Scalable DLA Architecture




- 1. Configurable DLA number
- 2. Configurable MAC number
- 3. Configurable scalar cores for normalization, scale, quantize
- 4. Optional activation functions
- 5. Optional data sampling processors
- 6. Optional new processors
- 7. Custom CPU or MCU as the host





## ITRI Service, Develop Flow of the DLA Platform






<sup>\*1.</sup> Network architecture search

<sup>\*2.</sup> HW-precise quantize modification

### ITRI DLA Tool Chain and Verification Flow

from QAT, Profile, Bare-metal Compile, Simulate, to Deploy


4 Main Tools + 4 Numerical Steps: linking from training to inference





## ITRI DLA IP and Standalone FPGA Prototype

DLA Series	DLA256M	DLA2048M				
MAC Number	256	2048				
CONV SRAM	128KB	512KB				
Norm. Engine	1X	8X				
Pool Engine	1X	4X				
AXI Data BW	1X	8X				
FPGA Prototype	43% Logic, 3%DSP	78% Logic, 86% DSP				
FPGA Frequency	200 MHz	125 MHz				
Reference Model Speed (fps)						
Tiny YOLO v1	14.4	28.7				
Tiny YOLO v2	7.5	28.7				
Tiny YOLO v3	12.3	32.3				
Full YOLO v3	1.07	4.5				
Full YOLO v4	1.04	4.4				
Resnet50	6.4	17.6				
Mobilenet	33	110				








### DLA + RISC-V as a USB Accelerator








**DLA 256M** @65nm, 200 GOPs, 80 mW, 2.5 TOPs/W






**DLA 64M** @65nm, 50 GOPs, 60 mW, 0.83 TOPs/W



## ITRI DLA AI Chip Position on the Accelerator Map





### **Summaries**


- 1. Introduction of the need of edge and device Al.
- 2. Introduction of the ITRI DLA AI chip.
- 3. Like CPU/GPU/DSP, Al accelerator need its own SDK.
- 4. Al chip's SW works actually >> HW works.
- 5. Al chips can be embedded or plug-in dongles.
- 6. No heat sink nor fan makes AI edge and device fly.
- 7. In-situ Al decision saves massive raw data movement → green.





### ITRI-OpenDLA FPGA for Trial Evaluation

https://github.com/SCLUO/ITRI-OpenDLA





## THANK YOU!

**Questions and Comments?** 



### ITRI-OpenDLA

https://github.com/SCLU O/ITRI-OpenDLA



#### **DLA Perf Profiler**

https://github.com/SCLUO/Ope n-DLA-Performance-Profiler

