### Lab 1: Shifter

## Submission Due Dates:

2021/10/05 17:20 Demo: 2021/10/05 18:30 Source Code: 2021/10/10 23:59 Report:

# **Objective**

Getting familiar with basic Verilog modeling styles.

#### Action Items

1 lab1\_1.v (40%)

> Write a Verilog module that models a 4-bit shifter and test your module using the testbench file lab1\_1\_t.v. Note that if input port "dir" is equal to 0, the output will be a << b. Otherwise, the output will be a >> b. Test your design with lab1 1 t.v (see the description below).

a. IO list:

✓ Inputs: a, b, dir

Output: d

b. **dir**: To control the shifting direction.

```
If dir == 0, then d = a << b.
If dir == 1, then d = a >> b.
```

(You can use << and >> directly in your code.)

c. You have to use the following template for your design:

```
`timescale 1ns/100ps
module lab1 1 (a, b, dir, d);
 input [3:0] a;
 input [1:0] b;
 input dir;
 output reg [3:0] d; /* Note that d can be either reg or
                         wire. It depends on how you design
                         your module. */
 // add your design here
endmodule
```

2 lab1 1 t.v (20%)

> Complete the testbench lab1\_1\_t.v to verify your design. Check the TODO hints in the template code carefully. For incorrect results, you may see an error message like this:

```
Error: a = XXXX, b = XX, d = XXXX, dir = X
where X are the corresponding data bits.
```

Write a Verilog module that models a **4-bit ALU** and test your module by using the testbench lab1\_2\_t.v. **The 4-bit ALU must reuse the previous 4-bit shifters (i.e., lab1\_1) to shift the input. In other words, using << and >> is forbidden in the top module of lab 1 2.** 

a. IO list:

✓ Inputs: a, b, aluctr

Output: d

b. aluctr:

```
if aluctr == 2'b00:
    d = a << b
else if aluctr == 2'b01:
    d = a >> b
else if aluctr == 2'b10:
    d = a + b
else:
    d = a - b
```

(Note that << and >> are forbidden in the top module of lab1\_2. You should reuse lab1\_1 to shift the input.)


c. You have to use the following template for your design:

#### Attention


- ✓ DO NOT copy-and-paste code segments from the PDF materials. Occasionally, it will also paste invisible non-ASCII characters and lead to hard-to-debug syntax errors.
- ✓ You should hand in three source files, including lab1\_1.v, lab1\_1\_t.v, lab1\_2.v. Upload each source file directly! DO NOT hand in any compressed ZIP files!
- ✓ You should also hand in your report as lab1\_report\_StudentID.pdf (i.e., lab1 report 108456789.pdf).
- ✓ You should be able to answer questions of this lab from TA during the demo.

- You may also add a \$monitor in the testbench to show all the inputs and outputs during the simulation.
- ✓ Before the simulation, you may need to change the runtime to 10000ns (or a large enough period) in "Simulation Settings". See the guide below.


1. Click Tools at the top of Vivado and select settings.



2. Select Simulation.



3. Change runtime to 10000ns or a larger value.



4. Remember to click Apply.

